{"id":"https://openalex.org/W2784310609","doi":"https://doi.org/10.1109/tvlsi.2017.2785270","title":"Novel Offset Techniques for Improving Bitstring Quality of a Hardware-Embedded Delay PUF","display_name":"Novel Offset Techniques for Improving Bitstring Quality of a Hardware-Embedded Delay PUF","publication_year":2018,"publication_date":"2018-01-12","ids":{"openalex":"https://openalex.org/W2784310609","doi":"https://doi.org/10.1109/tvlsi.2017.2785270","mag":"2784310609"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2785270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2785270","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5007102850","display_name":"Wenjie Che","orcid":"https://orcid.org/0000-0001-6216-3583"},"institutions":[{"id":"https://openalex.org/I169521973","display_name":"University of New Mexico","ror":"https://ror.org/05fs6jp91","country_code":"US","type":"education","lineage":["https://openalex.org/I169521973"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Wenjie Che","raw_affiliation_strings":["Department of Electrical Communication Engineering, University of New Mexico, Albuquerque, NM, USA"],"raw_orcid":"https://orcid.org/0000-0001-6216-3583","affiliations":[{"raw_affiliation_string":"Department of Electrical Communication Engineering, University of New Mexico, Albuquerque, NM, USA","institution_ids":["https://openalex.org/I169521973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5061092086","display_name":"Fareena Saqib","orcid":null},"institutions":[{"id":"https://openalex.org/I102149020","display_name":"University of North Carolina at Charlotte","ror":"https://ror.org/04dawnj30","country_code":"US","type":"education","lineage":["https://openalex.org/I102149020"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Fareena Saqib","raw_affiliation_strings":["Department of Electrical Communication Engineering, University of North Carolina at Charlotte, Charlotte, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical Communication Engineering, University of North Carolina at Charlotte, Charlotte, NC, USA","institution_ids":["https://openalex.org/I102149020"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5029774084","display_name":"Jim Plusquellic","orcid":"https://orcid.org/0000-0002-1876-117X"},"institutions":[{"id":"https://openalex.org/I169521973","display_name":"University of New Mexico","ror":"https://ror.org/05fs6jp91","country_code":"US","type":"education","lineage":["https://openalex.org/I169521973"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jim Plusquellic","raw_affiliation_strings":["Department of Electrical Communication Engineering, University of New Mexico, Albuquerque, NM, USA"],"raw_orcid":"https://orcid.org/0000-0002-1876-117X","affiliations":[{"raw_affiliation_string":"Department of Electrical Communication Engineering, University of New Mexico, Albuquerque, NM, USA","institution_ids":["https://openalex.org/I169521973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.7112,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.86224599,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"26","issue":"4","first_page":"733","last_page":"743"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9871000051498413,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9740999937057495,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7443301677703857},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5779720544815063},{"id":"https://openalex.org/keywords/security-token","display_name":"Security token","score":0.5306217670440674},{"id":"https://openalex.org/keywords/population","display_name":"Population","score":0.5209356546401978},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5206298232078552},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4876900911331177},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.4677935242652893},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.44783782958984375},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25133317708969116},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.17401322722434998},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09924900531768799}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7443301677703857},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5779720544815063},{"id":"https://openalex.org/C48145219","wikidata":"https://www.wikidata.org/wiki/Q1335365","display_name":"Security token","level":2,"score":0.5306217670440674},{"id":"https://openalex.org/C2908647359","wikidata":"https://www.wikidata.org/wiki/Q2625603","display_name":"Population","level":2,"score":0.5209356546401978},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5206298232078552},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4876900911331177},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.4677935242652893},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.44783782958984375},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25133317708969116},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.17401322722434998},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09924900531768799},{"id":"https://openalex.org/C149923435","wikidata":"https://www.wikidata.org/wiki/Q37732","display_name":"Demography","level":1,"score":0.0},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2785270","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2785270","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":25,"referenced_works":["https://openalex.org/W104720657","https://openalex.org/W1532483809","https://openalex.org/W1556212265","https://openalex.org/W1562669673","https://openalex.org/W1989091271","https://openalex.org/W1994509532","https://openalex.org/W2011978521","https://openalex.org/W2028976425","https://openalex.org/W2065784156","https://openalex.org/W2084459802","https://openalex.org/W2095522920","https://openalex.org/W2116374153","https://openalex.org/W2126460857","https://openalex.org/W2130351941","https://openalex.org/W2141757723","https://openalex.org/W2144630005","https://openalex.org/W2402254862","https://openalex.org/W2550230066","https://openalex.org/W2575578850","https://openalex.org/W2599733330","https://openalex.org/W2628338183","https://openalex.org/W4230868847","https://openalex.org/W4231098049","https://openalex.org/W4232199654","https://openalex.org/W6676995458"],"related_works":["https://openalex.org/W2970530566","https://openalex.org/W2967478618","https://openalex.org/W2997152889","https://openalex.org/W4385572700","https://openalex.org/W4388335561","https://openalex.org/W4307309205","https://openalex.org/W4288261899","https://openalex.org/W4385009901","https://openalex.org/W4285141722","https://openalex.org/W4387768015"],"abstract_inverted_index":{"Statistical":[0],"properties":[1],"including":[2],"uniqueness,":[3],"randomness,":[4],"and":[5,111],"reproducibility":[6,112],"are":[7,19,28,83,95,119],"commonly":[8],"used":[9,20,96,187],"as":[10,105],"metrics":[11,27],"for":[12],"physical":[13],"unclonable":[14],"functions":[15],"(PUFs).":[16],"When":[17],"PUFs":[18],"in":[21,71,85,113,129,190],"authentication":[22],"protocols,":[23],"the":[24,32,36,43,87,100,114,122,127,160,166,176,184,193],"first":[25],"two":[26],"critically":[29],"important":[30],"to":[31,97],"overall":[33],"security":[34],"of":[35,46,63,92,108,171],"system.":[37],"In":[38],"this":[39],"paper,":[40],"we":[41],"investigate":[42],"statistical":[44],"qualities":[45],"bitstrings":[47],"generated":[48,115],"by":[49,126],"a":[50,61,77,90,106,130],"hardware-embedded":[51],"delay":[52],"PUF":[53],"called":[54],"HELP":[55,68],"using":[56,143,159],"hardware":[57],"data":[58,124,144,163,173],"collected":[59],"from":[60,121,145],"set":[62,91],"500":[64],"Xilinx":[65],"Zynq":[66],"FPGAs.":[67],"analyzes":[69],"variations":[70],"path":[72,103,157],"delays":[73,104,158],"that":[74,94,175],"occur":[75],"within":[76],"hardware-implemented":[78],"macro.":[79],"Two":[80],"novel":[81],"techniques":[82],"proposed":[84],"which":[86,139,154],"verifier":[88],"computes":[89,140],"offsets":[93,118],"fine":[98,155],"tune":[99],"token's":[101],"digitized":[102],"means":[107],"maximizing":[109],"entropy":[110,182],"bitstrings.":[116],"The":[117,169],"derived":[120],"enrollment":[123,162],"stored":[125,161],"server":[128],"secure":[131],"database.":[132],"A":[133,148],"population-based":[134,177,194],"offset":[135,178],"method":[136,179],"is":[137,152],"proposed,":[138,153],"median":[141],"values":[142],"multiple":[146],"tokens.":[147],"second":[149],"chip-specific":[150,185],"technique":[151],"tunes":[156],"associated":[164],"with":[165,192],"authenticating":[167],"token.":[168],"analysis":[170],"FPGA":[172],"shows":[174],"significantly":[180,196],"improves":[181,197],"while":[183],"technique,":[186],"alone":[188],"or":[189],"combination":[191],"method,":[195],"reproducibility.":[198]},"counts_by_year":[{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}