{"id":"https://openalex.org/W2783326914","doi":"https://doi.org/10.1109/tvlsi.2017.2784807","title":"Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add","display_name":"Vector Processing-Aware Advanced Clock-Gating Techniques for Low-Power Fused Multiply-Add","publication_year":2018,"publication_date":"2018-01-09","ids":{"openalex":"https://openalex.org/W2783326914","doi":"https://doi.org/10.1109/tvlsi.2017.2784807","mag":"2783326914"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2784807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2784807","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/116231","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002149657","display_name":"Ivan Ratkovi\u0107","orcid":"https://orcid.org/0000-0002-0524-7227"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Ivan Ratkovic","raw_affiliation_strings":["Esperanto Technologies and Semidynamics, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Esperanto Technologies and Semidynamics, Barcelona, Spain","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5018432551","display_name":"Oscar Palomar","orcid":null},"institutions":[{"id":"https://openalex.org/I28407311","display_name":"University of Manchester","ror":"https://ror.org/027m9bs27","country_code":"GB","type":"education","lineage":["https://openalex.org/I28407311"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Oscar Palomar","raw_affiliation_strings":["University of Manchester, Manchester, U.K"],"affiliations":[{"raw_affiliation_string":"University of Manchester, Manchester, U.K","institution_ids":["https://openalex.org/I28407311"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113517752","display_name":"Milan Stani\u0107","orcid":null},"institutions":[{"id":"https://openalex.org/I927257375","display_name":"ASML (Netherlands)","ror":"https://ror.org/01vxknj13","country_code":"NL","type":"company","lineage":["https://openalex.org/I4210092504","https://openalex.org/I927257375"]}],"countries":["NL"],"is_corresponding":false,"raw_author_name":"Milan Stanic","raw_affiliation_strings":["ASML, Eindhoven, AG, The Netherlands"],"affiliations":[{"raw_affiliation_string":"ASML, Eindhoven, AG, The Netherlands","institution_ids":["https://openalex.org/I927257375"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075162875","display_name":"Osman \u00dcnsal","orcid":"https://orcid.org/0000-0002-0544-9697"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Osman Sabri Unsal","raw_affiliation_strings":["Barcelona Supercomputing Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Barcelona Supercomputing Center, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084390427","display_name":"Adri\u00e1n Cristal","orcid":"https://orcid.org/0000-0003-1277-9296"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Adrian Cristal","raw_affiliation_strings":["Barcelona Supercomputing Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Barcelona Supercomputing Center, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5020844763","display_name":"Mateo Valero","orcid":"https://orcid.org/0000-0003-2917-2482"},"institutions":[{"id":"https://openalex.org/I2799803557","display_name":"Barcelona Supercomputing Center","ror":"https://ror.org/05sd8tv96","country_code":"ES","type":"facility","lineage":["https://openalex.org/I2799803557","https://openalex.org/I9617848"]},{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Mateo Valero","raw_affiliation_strings":["Barcelona Supercomputing Center, Barcelona, Spain"],"affiliations":[{"raw_affiliation_string":"Barcelona Supercomputing Center, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848","https://openalex.org/I2799803557"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5002149657"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2616,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.55105517,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"26","issue":"4","first_page":"639","last_page":"652"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/clock-gating","display_name":"Clock gating","score":0.7907590270042419},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.7079872488975525},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6943998336791992},{"id":"https://openalex.org/keywords/benchmarking","display_name":"Benchmarking","score":0.6243387460708618},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.4857621490955353},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4742523729801178},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.44511187076568604},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.413012832403183},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39054325222969055},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.33756130933761597},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2313375174999237},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18714049458503723},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.1165437400341034},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.11495354771614075},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11449918150901794},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.10038331151008606},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.09849581122398376},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.07291242480278015}],"concepts":[{"id":"https://openalex.org/C22716491","wikidata":"https://www.wikidata.org/wiki/Q590170","display_name":"Clock gating","level":5,"score":0.7907590270042419},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.7079872488975525},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6943998336791992},{"id":"https://openalex.org/C86251818","wikidata":"https://www.wikidata.org/wiki/Q816754","display_name":"Benchmarking","level":2,"score":0.6243387460708618},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.4857621490955353},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4742523729801178},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.44511187076568604},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.413012832403183},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39054325222969055},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.33756130933761597},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2313375174999237},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18714049458503723},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.1165437400341034},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.11495354771614075},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11449918150901794},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.10038331151008606},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.09849581122398376},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.07291242480278015},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C162853370","wikidata":"https://www.wikidata.org/wiki/Q39809","display_name":"Marketing","level":1,"score":0.0},{"id":"https://openalex.org/C144133560","wikidata":"https://www.wikidata.org/wiki/Q4830453","display_name":"Business","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2017.2784807","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2784807","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:dnet:upcommonspor::33866a5e376a9030eebd10449602e3f9","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/116231","pdf_url":null,"source":{"id":"https://openalex.org/S4306402641","display_name":"LA Referencia (Red Federada de Repositorios Institucionales de Publicaciones Cient\u00edficas)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4383465926","host_organization_name":"LA Referencia","host_organization_lineage":["https://openalex.org/I4383465926"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/submittedVersion"}],"best_oa_location":{"id":"pmh:oai:dnet:upcommonspor::33866a5e376a9030eebd10449602e3f9","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/116231","pdf_url":null,"source":{"id":"https://openalex.org/S4306402641","display_name":"LA Referencia (Red Federada de Repositorios Institucionales de Publicaciones Cient\u00edficas)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4383465926","host_organization_name":"LA Referencia","host_organization_lineage":["https://openalex.org/I4383465926"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/submittedVersion"},"sustainable_development_goals":[{"score":0.8199999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W640600628","https://openalex.org/W1584008964","https://openalex.org/W1601795055","https://openalex.org/W1946485434","https://openalex.org/W1983394510","https://openalex.org/W2001984859","https://openalex.org/W2036853599","https://openalex.org/W2039950590","https://openalex.org/W2064141391","https://openalex.org/W2078726412","https://openalex.org/W2080083189","https://openalex.org/W2105808473","https://openalex.org/W2112197601","https://openalex.org/W2132511032","https://openalex.org/W2144481293","https://openalex.org/W2148041475","https://openalex.org/W2152192274","https://openalex.org/W2156510636","https://openalex.org/W2159159598","https://openalex.org/W2159535130","https://openalex.org/W2161537396","https://openalex.org/W2164428182","https://openalex.org/W2167399819","https://openalex.org/W2167680146","https://openalex.org/W2169004268","https://openalex.org/W2170909854","https://openalex.org/W2207050309","https://openalex.org/W2293996832","https://openalex.org/W2316430956","https://openalex.org/W2318181542","https://openalex.org/W2497255926","https://openalex.org/W2788622263","https://openalex.org/W2913795363","https://openalex.org/W2916844179","https://openalex.org/W4234211448","https://openalex.org/W4237611199","https://openalex.org/W4247008581","https://openalex.org/W4248734552","https://openalex.org/W4249176607","https://openalex.org/W4249676381","https://openalex.org/W6670341109","https://openalex.org/W6678014108","https://openalex.org/W6683816520"],"related_works":["https://openalex.org/W2061180121","https://openalex.org/W2546524276","https://openalex.org/W2152979262","https://openalex.org/W4226239708","https://openalex.org/W2005728592","https://openalex.org/W3127845477","https://openalex.org/W2113774150","https://openalex.org/W229101532","https://openalex.org/W2188626039","https://openalex.org/W2384792908"],"abstract_inverted_index":{"The":[0],"need":[1,27],"for":[2,30,73,99,162],"power":[3,50,65,107,135,160,177],"efficiency":[4],"is":[5,58],"driving":[6],"a":[7,28,45,59,195],"rethink":[8],"of":[9,137],"design":[10,188],"decisions":[11],"in":[12,19,23,66,184,194],"processor":[13,187],"architectures.":[14],"While":[15],"vector":[16,77,100,126,129,155,164],"processors":[17],"succeeded":[18],"the":[20,24,31,94,111,115,146,176],"high-performance":[21],"market":[22,33],"past,":[25],"they":[26,35],"retailoring":[29],"mobile":[32],"that":[34,154],"are":[36,70,179],"entering":[37],"now.":[38],"Floating-point":[39],"(FP)":[40],"fused":[41],"multiply-add":[42],"(FMA),":[43],"being":[44],"functional":[46],"unit":[47],"with":[48,186],"high":[49],"consumption,":[51],"deserves":[52],"special":[53],"attention.":[54],"Although":[55],"clock":[56,131],"gating":[57],"well-known":[60],"method":[61],"to":[62,76,139,181],"reduce":[63],"switching":[64],"synchronous":[67],"designs,":[68],"there":[69],"unexplored":[71],"opportunities":[72],"its":[74],"application":[75],"processors,":[78],"especially":[79],"when":[80,168],"considering":[81],"active":[82,142],"operating":[83,144],"mode.":[84],"In":[85],"this":[86,192],"research,":[87],"we":[88,133,152,190],"comprehensively":[89],"identify,":[90],"propose,":[91],"and":[92,121,128,198],"evaluate":[93,114],"most":[95],"suitable":[96],"clock-gating":[97,157],"techniques":[98,105,117,158,171],"FMA":[101],"units":[102],"(VFUs).":[103],"These":[104],"ensure":[106],"savings":[108,161],"without":[109],"jeopardizing":[110],"timing.":[112],"We":[113],"proposed":[116],"using":[118,173],"both":[119],"synthetic":[120],"\u201creal-world\u201d":[122,174],"application-based":[123],"benchmarking.":[124],"Using":[125],"masking":[127],"multilane-aware":[130],"gating,":[132],"report":[134],"reductions":[136,178],"up":[138,180],"52%,":[140],"assuming":[141],"VFU":[143],"at":[145],"peak":[147],"performance.":[148],"Among":[149],"other":[150],"findings,":[151],"observe":[153],"instruction-based":[156],"achieve":[159],"all":[163,170],"FP":[165],"instructions.":[166],"Finally,":[167],"evaluating":[169],"together,":[172],"benchmarking,":[175],"80%.":[182],"Additionally,":[183],"accordance":[185],"trends,":[189],"perform":[191],"research":[193],"fully":[196],"parameterizable":[197],"automated":[199],"fashion.":[200]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}