{"id":"https://openalex.org/W2776359478","doi":"https://doi.org/10.1109/tvlsi.2017.2780272","title":"A Continuous-Time MASH 1-1-1 Delta\u2013Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS","display_name":"A Continuous-Time MASH 1-1-1 Delta\u2013Sigma Modulator With FIR DAC and Encoder-Embedded Loop-Unrolling Quantizer in 40-nm CMOS","publication_year":2017,"publication_date":"2017-12-28","ids":{"openalex":"https://openalex.org/W2776359478","doi":"https://doi.org/10.1109/tvlsi.2017.2780272","mag":"2776359478"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2780272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2780272","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100735687","display_name":"Qiyuan Liu","orcid":"https://orcid.org/0000-0001-5605-3409"},"institutions":[{"id":"https://openalex.org/I4210087596","display_name":"Qualcomm (United States)","ror":"https://ror.org/002zrf773","country_code":"US","type":"company","lineage":["https://openalex.org/I4210087596"]},{"id":"https://openalex.org/I4210111675","display_name":"Market Matters","ror":"https://ror.org/021yan307","country_code":"US","type":"nonprofit","lineage":["https://openalex.org/I4210111675"]},{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Qiyuan Liu","raw_affiliation_strings":["Qualcomm Inc., Tempe, AZ, USA","Texas A&M University, College Station, TX, USA"],"raw_orcid":"https://orcid.org/0000-0001-5605-3409","affiliations":[{"raw_affiliation_string":"Qualcomm Inc., Tempe, AZ, USA","institution_ids":["https://openalex.org/I4210087596","https://openalex.org/I4210111675"]},{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049783706","display_name":"Alexander Edward","orcid":"https://orcid.org/0000-0003-3563-0320"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]},{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Alexander Edward","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA","Texas A&M University, College Station, TX, USA"],"raw_orcid":"https://orcid.org/0000-0003-3563-0320","affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]},{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057203782","display_name":"Dadian Zhou","orcid":"https://orcid.org/0000-0001-9068-890X"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Dadian Zhou","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5024571753","display_name":"Jos\u00e9 Silva-Mart\u00ednez","orcid":"https://orcid.org/0000-0002-7960-0177"},"institutions":[{"id":"https://openalex.org/I91045830","display_name":"Texas A&M University","ror":"https://ror.org/01f5ytq51","country_code":"US","type":"education","lineage":["https://openalex.org/I91045830"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jose Silva-Martinez","raw_affiliation_strings":["Texas A&M University, College Station, TX, USA"],"raw_orcid":"https://orcid.org/0000-0002-7960-0177","affiliations":[{"raw_affiliation_string":"Texas A&M University, College Station, TX, USA","institution_ids":["https://openalex.org/I91045830"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5100735687"],"corresponding_institution_ids":["https://openalex.org/I4210087596","https://openalex.org/I4210111675","https://openalex.org/I91045830"],"apc_list":null,"apc_paid":null,"fwci":1.4437,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.81214455,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"26","issue":"4","first_page":"756","last_page":"767"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delta-sigma-modulation","display_name":"Delta-sigma modulation","score":0.7303882837295532},{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.5948333144187927},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.593743622303009},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5784246921539307},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.542790412902832},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.5341761112213135},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.4664330780506134},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.45162808895111084},{"id":"https://openalex.org/keywords/finite-impulse-response","display_name":"Finite impulse response","score":0.4280676245689392},{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.4258440136909485},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.414837509393692},{"id":"https://openalex.org/keywords/oversampling","display_name":"Oversampling","score":0.41156741976737976},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.38560035824775696},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.3851433992385864},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.3387935161590576},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2535356283187866},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2505451440811157},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.12850147485733032},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08733344078063965}],"concepts":[{"id":"https://openalex.org/C68754193","wikidata":"https://www.wikidata.org/wiki/Q1184820","display_name":"Delta-sigma modulation","level":3,"score":0.7303882837295532},{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.5948333144187927},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.593743622303009},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5784246921539307},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.542790412902832},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.5341761112213135},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.4664330780506134},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.45162808895111084},{"id":"https://openalex.org/C198386975","wikidata":"https://www.wikidata.org/wiki/Q117785","display_name":"Finite impulse response","level":2,"score":0.4280676245689392},{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.4258440136909485},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.414837509393692},{"id":"https://openalex.org/C197323446","wikidata":"https://www.wikidata.org/wiki/Q331222","display_name":"Oversampling","level":3,"score":0.41156741976737976},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.38560035824775696},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.3851433992385864},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.3387935161590576},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2535356283187866},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2505451440811157},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.12850147485733032},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08733344078063965},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2780272","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2780272","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6399999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1485439058","https://openalex.org/W1493518799","https://openalex.org/W1981271965","https://openalex.org/W1985804698","https://openalex.org/W2013305417","https://openalex.org/W2016095563","https://openalex.org/W2020569160","https://openalex.org/W2036679615","https://openalex.org/W2057788459","https://openalex.org/W2076823061","https://openalex.org/W2107516488","https://openalex.org/W2124081222","https://openalex.org/W2129970709","https://openalex.org/W2132734565","https://openalex.org/W2146855076","https://openalex.org/W2154646567","https://openalex.org/W2243588167","https://openalex.org/W2525560078","https://openalex.org/W2556510987","https://openalex.org/W2564508492","https://openalex.org/W2585618342","https://openalex.org/W4285719527"],"related_works":["https://openalex.org/W2421111280","https://openalex.org/W1517311599","https://openalex.org/W2601368767","https://openalex.org/W2170102475","https://openalex.org/W2108164987","https://openalex.org/W2154694501","https://openalex.org/W2129293548","https://openalex.org/W2087919622","https://openalex.org/W2128664218","https://openalex.org/W2168458874"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,30,47,92,103,123,132],"continuous-time":[4],"multistage":[5],"noise-shaping":[6],"(MASH)":[7],"delta-sigma":[8],"modulator":[9,77],"(CT-A\u03a3M)":[10],"employing":[11,91],"finite":[12],"impulse":[13],"response":[14],"(FIR)":[15],"digital-to-analog":[16],"converters":[17],"(DACs)":[18],"and":[19,50,143],"encoder-embedded":[20],"loop-unrolling":[21],"(EELU)":[22],"quantizers.":[23],"The":[24],"proposed":[25],"MASH":[26,87],"1-1-1":[27],"topology":[28],"is":[29,78,112,116],"cascade":[31],"of":[32,39,42,75,90,135,140,146,152,158],"three":[33],"single-loop":[34],"first-order":[35],"CT-A\u03a3M":[36],"stages,":[37],"each":[38],"which":[40],"consists":[41],"an":[43,51],"active":[44],"RC":[45],"integrator,":[46],"current-steering":[48],"DAC,":[49],"EELU":[52,105],"quantizer.":[53],"An":[54],"FIR":[55],"filter":[56],"in":[57,80,122],"the":[58,63,71,76,81,86,128],"main":[59],"1.5-bit":[60,104],"DAC":[61],"improves":[62],"modulator's":[64,129],"jitter":[65],"sensitivity":[66],"performance.":[67],"FIR's":[68],"effect":[69],"on":[70,108],"noise":[72],"transfer":[73],"function":[74],"compensated":[79],"digital":[82],"domain,":[83],"thanks":[84],"to":[85],"topology.":[88],"Instead":[89],"conventional":[93],"analog":[94],"direct":[95],"feedback":[96],"path":[97],"for":[98,118],"excess":[99],"loop":[100],"delay":[101],"compensation,":[102],"quantizer":[106],"based":[107],"multiplexing":[109],"comparator":[110],"outputs":[111],"proposed;":[113],"this":[114],"approach":[115],"suitable":[117],"high-speed":[119],"operation.":[120],"Fabricated":[121],"40-nm":[124],"lowpower":[125],"CMOS":[126],"technology,":[127],"prototype":[130],"achieves":[131],"67.3":[133],"dB":[134,139,145],"signal-to-noise-and-distortion":[136],"ratio,":[137,142],"68":[138],"signalto-noise":[141],"68.2":[144],"dynamic":[147],"range":[148],"within":[149],"50.5":[150],"MHz":[151],"bandwidth,":[153],"while":[154],"consuming":[155],"19":[156],"mW":[157],"total":[159],"power.":[160]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}