{"id":"https://openalex.org/W2772463964","doi":"https://doi.org/10.1109/tvlsi.2017.2773481","title":"Analog Layout Retargeting With Process-Variation-Aware Hybrid OPC","display_name":"Analog Layout Retargeting With Process-Variation-Aware Hybrid OPC","publication_year":2017,"publication_date":"2017-12-04","ids":{"openalex":"https://openalex.org/W2772463964","doi":"https://doi.org/10.1109/tvlsi.2017.2773481","mag":"2772463964"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2773481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2773481","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101805062","display_name":"Xuan Dong","orcid":"https://orcid.org/0000-0002-7574-0543"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Xuan Dong","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John\u2019s, NL, Canada","Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, NL, Canada"],"raw_orcid":"https://orcid.org/0000-0002-7574-0543","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John\u2019s, NL, Canada","institution_ids":["https://openalex.org/I130438778"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, NL, Canada","institution_ids":["https://openalex.org/I130438778"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100705837","display_name":"Lihong Zhang","orcid":"https://orcid.org/0000-0003-2946-8072"},"institutions":[{"id":"https://openalex.org/I130438778","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03","country_code":"CA","type":"education","lineage":["https://openalex.org/I130438778"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Lihong Zhang","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John\u2019s, NL, Canada","Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, NL, Canada"],"raw_orcid":"https://orcid.org/0000-0003-2946-8072","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John\u2019s, NL, Canada","institution_ids":["https://openalex.org/I130438778"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Memorial University of Newfoundland, St. John's, NL, Canada","institution_ids":["https://openalex.org/I130438778"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130438778"],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.14761282,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"26","issue":"3","first_page":"594","last_page":"598"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9940999746322632,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.991100013256073,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retargeting","display_name":"Retargeting","score":0.8678352236747742},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.6601524353027344},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5901694297790527},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5857383608818054},{"id":"https://openalex.org/keywords/variation","display_name":"Variation (astronomy)","score":0.5480577349662781},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.48062795400619507},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3583550453186035},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3535197377204895},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.29036757349967957},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.25453972816467285},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1700058877468109}],"concepts":[{"id":"https://openalex.org/C2780575108","wikidata":"https://www.wikidata.org/wiki/Q7316652","display_name":"Retargeting","level":2,"score":0.8678352236747742},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.6601524353027344},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5901694297790527},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5857383608818054},{"id":"https://openalex.org/C2778334786","wikidata":"https://www.wikidata.org/wiki/Q1586270","display_name":"Variation (astronomy)","level":2,"score":0.5480577349662781},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.48062795400619507},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3583550453186035},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3535197377204895},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.29036757349967957},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.25453972816467285},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1700058877468109},{"id":"https://openalex.org/C44870925","wikidata":"https://www.wikidata.org/wiki/Q37547","display_name":"Astrophysics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2773481","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2773481","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320319952","display_name":"Canada Foundation for Innovation","ror":"https://ror.org/000az4664"},{"id":"https://openalex.org/F4320322500","display_name":"Research and Development Corporation of Newfoundland and Labrador","ror":"https://ror.org/05rjdm522"},{"id":"https://openalex.org/F4320323319","display_name":"Memorial University of Newfoundland","ror":"https://ror.org/04haebc03"},{"id":"https://openalex.org/F4320334593","display_name":"Natural Sciences and Engineering Research Council of Canada","ror":"https://ror.org/01h531d29"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1556064588","https://openalex.org/W1975058640","https://openalex.org/W2059352554","https://openalex.org/W2092792021","https://openalex.org/W2131602584","https://openalex.org/W2149602086","https://openalex.org/W2344299637","https://openalex.org/W2345301122","https://openalex.org/W2384114946","https://openalex.org/W2502925949","https://openalex.org/W2757713473","https://openalex.org/W4251855355","https://openalex.org/W6679472356"],"related_works":["https://openalex.org/W2137012493","https://openalex.org/W2149029467","https://openalex.org/W2959030164","https://openalex.org/W2904595763","https://openalex.org/W1564147575","https://openalex.org/W2038193917","https://openalex.org/W2123992435","https://openalex.org/W2141750279","https://openalex.org/W2772463964","https://openalex.org/W2516580931"],"abstract_inverted_index":{"For":[0],"high-quality":[1],"analog":[2,36,84,95],"layout":[3,54,96],"retargeting,":[4],"in":[5,51],"this":[6],"brief":[7],"we":[8],"propose":[9],"a":[10,62],"hybrid":[11,104],"optical":[12],"proximity":[13],"correction":[14,78],"(OPC)":[15],"methodology,":[16],"which":[17],"features":[18],"special":[19],"handling":[20],"against":[21,87],"geometry":[22,48],"manufacturing":[23],"deviation":[24],"caused":[25],"by":[26,47,61],"process":[27],"variation":[28],"(PV).":[29],"Based":[30],"on":[31],"the":[32,41,101],"unique":[33],"nature":[34],"of":[35,40],"layouts,":[37],"accuracy":[38],"limitation":[39],"rule-based":[42],"OPC":[43,65,105],"(RB-OPC)":[44],"is":[45,58,80],"compensated":[46],"preprocessing":[49],"operations":[50],"our":[52,94],"proposed":[53,102],"retargeting":[55,97],"flow,":[56],"and":[57,116],"further":[59],"shrunk":[60],"local":[63],"model-based":[64],"postprocessing":[66],"operation":[67],"without":[68],"incurring":[69],"any":[70],"chip":[71],"area":[72],"increment.":[73],"An":[74],"innovative":[75],"RB":[76],"PV-band":[77],"scheme":[79],"developed":[81],"to":[82,121],"preserve":[83],"circuit":[85],"performance":[86],"possible":[88],"PV.":[89],"The":[90],"experiments":[91],"show":[92],"that":[93],"flow":[98],"integrated":[99],"with":[100,111],"PV-aware":[103],"can":[106],"achieve":[107],"much":[108],"higher":[109],"efficiency":[110],"even":[112],"lower":[113],"mask":[114],"complexity":[115],"edge":[117],"placement":[118],"error":[119],"compared":[120],"alternative":[122],"methods.":[123]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}