{"id":"https://openalex.org/W2765894485","doi":"https://doi.org/10.1109/tvlsi.2017.2763171","title":"A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar","display_name":"A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar","publication_year":2017,"publication_date":"2017-10-31","ids":{"openalex":"https://openalex.org/W2765894485","doi":"https://doi.org/10.1109/tvlsi.2017.2763171","mag":"2765894485"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2763171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2763171","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038650338","display_name":"Rahul Gharpinde","orcid":null},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Rahul Gharpinde","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology Meghalaya, Shillong, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5045535758","display_name":"Phrangboklang Lyngton Thangkhiew","orcid":"https://orcid.org/0000-0001-8109-1458"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Phrangboklang Lynton Thangkhiew","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology Meghalaya, Shillong, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103266754","display_name":"Kamalika Datta","orcid":"https://orcid.org/0000-0003-2746-1125"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Kamalika Datta","raw_affiliation_strings":["Department of Computer Science and Engineering, National Institute of Technology Meghalaya, Shillong, India"],"raw_orcid":"https://orcid.org/0000-0003-2746-1125","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, National Institute of Technology Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103023953","display_name":"Indranil Sengupta","orcid":"https://orcid.org/0000-0002-5438-6653"},"institutions":[{"id":"https://openalex.org/I145894827","display_name":"Indian Institute of Technology Kharagpur","ror":"https://ror.org/03w5sq511","country_code":"IN","type":"education","lineage":["https://openalex.org/I145894827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Indranil Sengupta","raw_affiliation_strings":["Department of Computer Science and Engineering, IIT Kharagpur, Kharagpur, India"],"raw_orcid":"https://orcid.org/0000-0002-5438-6653","affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, IIT Kharagpur, Kharagpur, India","institution_ids":["https://openalex.org/I145894827"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":3.5015,"has_fulltext":false,"cited_by_count":86,"citation_normalized_percentile":{"value":0.93322997,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":98,"max":99},"biblio":{"volume":"26","issue":"2","first_page":"355","last_page":"366"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/crossbar-switch","display_name":"Crossbar switch","score":0.7793823480606079},{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.6161398887634277},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6111047863960266},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.5381619930267334},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5307483673095703},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.48683804273605347},{"id":"https://openalex.org/keywords/von-neumann-architecture","display_name":"Von Neumann architecture","score":0.4824827015399933},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.4671667814254761},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46551230549812317},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.451930433511734},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4181888997554779},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.41502735018730164},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4001345932483673},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3325895667076111},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24292227625846863},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18161648511886597}],"concepts":[{"id":"https://openalex.org/C29984679","wikidata":"https://www.wikidata.org/wiki/Q1929149","display_name":"Crossbar switch","level":2,"score":0.7793823480606079},{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.6161398887634277},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6111047863960266},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.5381619930267334},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5307483673095703},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.48683804273605347},{"id":"https://openalex.org/C80469333","wikidata":"https://www.wikidata.org/wiki/Q189088","display_name":"Von Neumann architecture","level":2,"score":0.4824827015399933},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.4671667814254761},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46551230549812317},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.451930433511734},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4181888997554779},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.41502735018730164},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4001345932483673},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3325895667076111},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24292227625846863},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18161648511886597},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2763171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2763171","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1518772125","https://openalex.org/W1578783943","https://openalex.org/W1969819240","https://openalex.org/W2018774711","https://openalex.org/W2025674646","https://openalex.org/W2061071837","https://openalex.org/W2064680883","https://openalex.org/W2066280488","https://openalex.org/W2066670907","https://openalex.org/W2075056947","https://openalex.org/W2081729575","https://openalex.org/W2094452907","https://openalex.org/W2106343578","https://openalex.org/W2112181056","https://openalex.org/W2126241821","https://openalex.org/W2162651880","https://openalex.org/W2407339173","https://openalex.org/W2495105903","https://openalex.org/W2518875864","https://openalex.org/W2546945562","https://openalex.org/W2584094173","https://openalex.org/W2588535062","https://openalex.org/W2605142259","https://openalex.org/W2608111952","https://openalex.org/W2734294704","https://openalex.org/W2745088476"],"related_works":["https://openalex.org/W2157874690","https://openalex.org/W1913006662","https://openalex.org/W2116424747","https://openalex.org/W2120655977","https://openalex.org/W2109932036","https://openalex.org/W2145164228","https://openalex.org/W1553855433","https://openalex.org/W1925985328","https://openalex.org/W2128907153","https://openalex.org/W2006551153"],"abstract_inverted_index":{"Because":[0],"of":[1,8,99,152,176,192,195,210],"their":[2,45],"resistive":[3,11],"switching":[4,150],"properties":[5],"and":[6,33,40,102,137,179,197,219],"ease":[7],"controlling":[9],"the":[10,38,72,106,109,119,127,163,173,190,207,211,215],"states,":[12],"memristors":[13,116],"have":[14,146,156],"been":[15,86,147,157],"proposed":[16,216],"in":[17,30,140,214],"nonvolatile":[18],"storage":[19,73],"as":[20,22,61,96],"well":[21],"logic":[23,65,92],"design":[24,80,113],"applications.":[25],"Memristors":[26],"can":[27,67],"be":[28,68,204],"fabricated":[29],"a":[31,78,89,97,124,183],"crossbar":[32,107],"suitable":[34,135],"voltages":[35,139],"applied":[36],"to":[37,43,51,60,105,118,189],"row":[39,136],"column":[41,138],"nanowires":[42],"control":[44],"states.":[46],"This":[47],"makes":[48],"it":[49],"possible":[50],"move":[52],"toward":[53],"new":[54],"non-von":[55],"Neumann-type":[56],"architectures,":[57],"usually":[58],"referred":[59],"in-memory":[62,83],"computing,":[63],"where":[64,88],"operations":[66,130],"performed":[69,132],"directly":[70],"on":[71,169],"fabric.":[74],"In":[75],"this":[76],"paper,":[77],"scalable":[79],"flow":[81],"for":[82],"computing":[84],"has":[85],"proposed,":[87],"given":[90],"multioutput":[91],"function":[93],"is":[94,221],"synthesized":[95],"netlist":[98],"NOT/NOR":[100],"gates":[101,155,212],"then":[103],"mapped":[104],"using":[108,159,226],"Memristor-Aided":[110],"loGIC":[111],"(MAGIC)":[112],"style.":[114],"The":[115,149],"corresponding":[117],"primary":[120],"inputs":[121],"are":[122,131],"initialized":[123],"priori.":[125],"Subsequently,":[126],"required":[128],"gate":[129],"by":[133],"applying":[134],"sequence.":[141],"Two":[142],"alternate":[143],"mapping":[144],"schemes":[145],"analyzed.":[148],"characteristics":[151],"MAGIC":[153],"NOR":[154],"evaluated":[158],"circuit":[160],"simulation":[161],"under":[162],"Cadence":[164],"Virtuoso":[165],"environment.":[166],"Experimental":[167],"evaluation":[168],"ISCAS'85":[170],"benchmarks":[171],"reports":[172],"average":[174],"improvements":[175],"27.7%,":[177],"34.6%,":[178],"26.2%,":[180],"respectively":[181],"over":[182],"recently":[184],"published":[185],"work":[186],"with":[187],"respect":[188],"number":[191,194],"memristors,":[193],"cycles,":[196],"total":[198],"energy":[199,208],"dissipation,":[200],"respectively.":[201],"It":[202],"may":[203],"noted":[205],"that":[206,225],"consumption":[209],"used":[213],"approach":[217],"(NOT":[218],"NOR)":[220],"significantly":[222],"higher":[223],"than":[224],"CMOS":[227],"technology.":[228]},"counts_by_year":[{"year":2026,"cited_by_count":3},{"year":2025,"cited_by_count":10},{"year":2024,"cited_by_count":9},{"year":2023,"cited_by_count":9},{"year":2022,"cited_by_count":14},{"year":2021,"cited_by_count":10},{"year":2020,"cited_by_count":12},{"year":2019,"cited_by_count":13},{"year":2018,"cited_by_count":6}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}