{"id":"https://openalex.org/W2765905516","doi":"https://doi.org/10.1109/tvlsi.2017.2763129","title":"Bandwidth Enhancement to Continuous-Time Input Pipeline ADCs","display_name":"Bandwidth Enhancement to Continuous-Time Input Pipeline ADCs","publication_year":2017,"publication_date":"2017-11-01","ids":{"openalex":"https://openalex.org/W2765905516","doi":"https://doi.org/10.1109/tvlsi.2017.2763129","mag":"2765905516"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2763129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2763129","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://figshare.com/articles/journal_contribution/Bandwidth_enhancement_to_continuous-time_input_pipeline_ADCs/19811563","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5002784394","display_name":"Daniel O\u2019Hare","orcid":"https://orcid.org/0000-0002-2919-1301"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Daniel O'Hare","raw_affiliation_strings":["MCCI, Tyndall National Institute, Cork, Ireland"],"affiliations":[{"raw_affiliation_string":"MCCI, Tyndall National Institute, Cork, Ireland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057458454","display_name":"Anthony Scanlan","orcid":"https://orcid.org/0000-0002-0601-7749"},"institutions":[{"id":"https://openalex.org/I230495080","display_name":"University of Limerick","ror":"https://ror.org/00a0n9e72","country_code":"IE","type":"education","lineage":["https://openalex.org/I230495080"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Anthony G. Scanlan","raw_affiliation_strings":["Circuits and Systems Research Centre, University of Limerick, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"Circuits and Systems Research Centre, University of Limerick, Limerick, Ireland","institution_ids":["https://openalex.org/I230495080"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5057831992","display_name":"Eric R. Thompson","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156925","display_name":"Analog Devices (Ireland)","ror":"https://ror.org/05582kr93","country_code":"IE","type":"company","lineage":["https://openalex.org/I4210156925"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Eric Thompson","raw_affiliation_strings":["Analog Devices, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"Analog Devices, Limerick, Ireland","institution_ids":["https://openalex.org/I4210156925"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5037035551","display_name":"Brendan Mullane","orcid":"https://orcid.org/0000-0003-3764-3555"},"institutions":[{"id":"https://openalex.org/I230495080","display_name":"University of Limerick","ror":"https://ror.org/00a0n9e72","country_code":"IE","type":"education","lineage":["https://openalex.org/I230495080"]}],"countries":["IE"],"is_corresponding":false,"raw_author_name":"Brendan Mullane","raw_affiliation_strings":["Circuits and Systems Research Centre, University of Limerick, Limerick, Ireland"],"affiliations":[{"raw_affiliation_string":"Circuits and Systems Research Centre, University of Limerick, Limerick, Ireland","institution_ids":["https://openalex.org/I230495080"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5002784394"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3936,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.6164728,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":"26","issue":"2","first_page":"404","last_page":"415"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/integrator","display_name":"Integrator","score":0.7787895202636719},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.684775173664093},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6510362029075623},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.5643495917320251},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5271235108375549},{"id":"https://openalex.org/keywords/nyquist-frequency","display_name":"Nyquist frequency","score":0.4626743197441101},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.45555150508880615},{"id":"https://openalex.org/keywords/analog-signal-processing","display_name":"Analog signal processing","score":0.4166976809501648},{"id":"https://openalex.org/keywords/feed-forward","display_name":"Feed forward","score":0.4116184711456299},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.31118398904800415},{"id":"https://openalex.org/keywords/analog-signal","display_name":"Analog signal","score":0.30208921432495117},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.16814598441123962},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.1418757438659668}],"concepts":[{"id":"https://openalex.org/C79518650","wikidata":"https://www.wikidata.org/wiki/Q2081431","display_name":"Integrator","level":3,"score":0.7787895202636719},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.684775173664093},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6510362029075623},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.5643495917320251},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5271235108375549},{"id":"https://openalex.org/C98273374","wikidata":"https://www.wikidata.org/wiki/Q1501757","display_name":"Nyquist frequency","level":3,"score":0.4626743197441101},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.45555150508880615},{"id":"https://openalex.org/C379707","wikidata":"https://www.wikidata.org/wiki/Q2328303","display_name":"Analog signal processing","level":4,"score":0.4166976809501648},{"id":"https://openalex.org/C38858127","wikidata":"https://www.wikidata.org/wiki/Q5441228","display_name":"Feed forward","level":2,"score":0.4116184711456299},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.31118398904800415},{"id":"https://openalex.org/C13412647","wikidata":"https://www.wikidata.org/wiki/Q174948","display_name":"Analog signal","level":3,"score":0.30208921432495117},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.16814598441123962},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.1418757438659668},{"id":"https://openalex.org/C133731056","wikidata":"https://www.wikidata.org/wiki/Q4917288","display_name":"Control engineering","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":4,"locations":[{"id":"doi:10.1109/tvlsi.2017.2763129","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2763129","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:cora.ucc.ie:10468/6522","is_oa":false,"landing_page_url":"http://hdl.handle.net/10468/6522","pdf_url":null,"source":{"id":"https://openalex.org/S4306401150","display_name":"Cork Open Research Archive (University College Cork, Ireland)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210141138","host_organization_name":"APC Microbiome Institute","host_organization_lineage":["https://openalex.org/I4210141138"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Article (peer-reviewed)"},{"id":"pmh:oai:ulir.ul.ie:10344/6512","is_oa":false,"landing_page_url":"http://hdl.handle.net/10344/6512","pdf_url":null,"source":{"id":"https://openalex.org/S4306401530","display_name":"University of Limerick Institutional Repository (University of Limerick)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I230495080","host_organization_name":"University of Limerick","host_organization_lineage":["https://openalex.org/I230495080"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:figshare.com:article/19811563","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Bandwidth_enhancement_to_continuous-time_input_pipeline_ADCs/19811563","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"}],"best_oa_location":{"id":"pmh:oai:figshare.com:article/19811563","is_oa":true,"landing_page_url":"https://figshare.com/articles/journal_contribution/Bandwidth_enhancement_to_continuous-time_input_pipeline_ADCs/19811563","pdf_url":null,"source":{"id":"https://openalex.org/S4377196282","display_name":"Figshare","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210132348","host_organization_name":"Figshare (United Kingdom)","host_organization_lineage":["https://openalex.org/I4210132348"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-sa","license_id":"https://openalex.org/licenses/cc-by-nc-sa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Text"},"sustainable_development_goals":[{"score":0.7699999809265137,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G2247460738","display_name":null,"funder_award_id":"IP-2014-0293","funder_id":"https://openalex.org/F4320320834","funder_display_name":"Enterprise Ireland"}],"funders":[{"id":"https://openalex.org/F4320320834","display_name":"Enterprise Ireland","ror":"https://ror.org/023z51242"},{"id":"https://openalex.org/F4320335322","display_name":"European Regional Development Fund","ror":"https://ror.org/00k4n6c32"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1977187817","https://openalex.org/W1982315583","https://openalex.org/W1985804698","https://openalex.org/W1987458783","https://openalex.org/W2044279460","https://openalex.org/W2062972648","https://openalex.org/W2073140918","https://openalex.org/W2076823061","https://openalex.org/W2097911001","https://openalex.org/W2099731160","https://openalex.org/W2111708953","https://openalex.org/W2112171078","https://openalex.org/W2129293238","https://openalex.org/W2132098287","https://openalex.org/W2135751681","https://openalex.org/W2163439347","https://openalex.org/W2243588167","https://openalex.org/W2289667814","https://openalex.org/W2594695899","https://openalex.org/W4239486830","https://openalex.org/W6696813797","https://openalex.org/W6734934301"],"related_works":["https://openalex.org/W1975681346","https://openalex.org/W2008038758","https://openalex.org/W1516117662","https://openalex.org/W115888153","https://openalex.org/W2548083178","https://openalex.org/W1971987964","https://openalex.org/W1585429535","https://openalex.org/W4306148467","https://openalex.org/W2149037186","https://openalex.org/W2774445564"],"abstract_inverted_index":{"This":[0,95],"paper":[1,96],"presents":[2],"design":[3],"analysis":[4],"and":[5],"insights":[6],"for":[7],"a":[8,44,87,104],"new":[9],"continuous-time":[10],"input":[11,72],"pipeline":[12],"(CTIP)":[13],"analog-to-digital":[14],"converter":[15],"(ADC)":[16],"architecture":[17,82],"that":[18],"has":[19,97],"enhanced":[20],"bandwidth.":[21],"An":[22],"all-pass":[23],"filter-based":[24],"analog":[25],"delay":[26,47],"in":[27,112],"the":[28,51,55,63,69,81],"signal":[29,36,45],"path":[30,46],"allows":[31,80],"bandwidth":[32,52],"extension":[33],"to":[34,49,83],"Nyquist":[35],"bandwidths.":[37],"A":[38],"resetting":[39,64,78],"integrator":[40,65,79],"gain":[41,66],"stage":[42,67],"provides":[43],"helping":[48],"increase":[50],"while":[53],"reducing":[54],"power":[56],"cost.":[57],"The":[58,77],"noise":[59],"filtering":[60],"property":[61],"of":[62,74,103],"preserves":[68],"medium":[70],"resistive":[71],"benefit":[73],"CTIP":[75,105],"ADCs.":[76],"be":[84],"implemented":[85],"with":[86,107],"feedforward":[88],"compensated":[89],"op-amp":[90],"using":[91],"low-voltage":[92],"CMOS":[93,115],"processes.":[94],"been":[98],"verified":[99],"by":[100],"simulation":[101],"results":[102],"ADC":[106],"1.2-V":[108],"supply":[109],"voltage":[110],"designed":[111],"TSMC\u2019s":[113],"65-nm":[114],"technology.":[116]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}