{"id":"https://openalex.org/W2765700245","doi":"https://doi.org/10.1109/tvlsi.2017.2758807","title":"An FPGA-Based Phase Measurement System","display_name":"An FPGA-Based Phase Measurement System","publication_year":2017,"publication_date":"2017-10-25","ids":{"openalex":"https://openalex.org/W2765700245","doi":"https://doi.org/10.1109/tvlsi.2017.2758807","mag":"2765700245"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2758807","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2758807","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"hybrid","oa_url":"https://doi.org/10.1109/tvlsi.2017.2758807","any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5105932508","display_name":"Jubin Mitra","orcid":"https://orcid.org/0000-0001-9645-8398"},"institutions":[{"id":"https://openalex.org/I1279672703","display_name":"Variable Energy Cyclotron Centre","ror":"https://ror.org/01v4s0f07","country_code":"IN","type":"government","lineage":["https://openalex.org/I1279672703","https://openalex.org/I2799351866","https://openalex.org/I3149292468"]},{"id":"https://openalex.org/I200207707","display_name":"Homi Bhabha National Institute","ror":"https://ror.org/02bv3zr67","country_code":"IN","type":"education","lineage":["https://openalex.org/I200207707"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jubin Mitra","raw_affiliation_strings":["Variable Energy Cyclotron Centre, Homi Bhabha National Institute, Kolkata, India"],"raw_orcid":"https://orcid.org/0000-0001-9645-8398","affiliations":[{"raw_affiliation_string":"Variable Energy Cyclotron Centre, Homi Bhabha National Institute, Kolkata, India","institution_ids":["https://openalex.org/I1279672703","https://openalex.org/I200207707"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5102976698","display_name":"Tapan K. Nayak","orcid":"https://orcid.org/0000-0001-8941-8961"},"institutions":[{"id":"https://openalex.org/I1279672703","display_name":"Variable Energy Cyclotron Centre","ror":"https://ror.org/01v4s0f07","country_code":"IN","type":"government","lineage":["https://openalex.org/I1279672703","https://openalex.org/I2799351866","https://openalex.org/I3149292468"]},{"id":"https://openalex.org/I200207707","display_name":"Homi Bhabha National Institute","ror":"https://ror.org/02bv3zr67","country_code":"IN","type":"education","lineage":["https://openalex.org/I200207707"]},{"id":"https://openalex.org/I67311998","display_name":"European Organization for Nuclear Research","ror":"https://ror.org/01ggx4157","country_code":"CH","type":"facility","lineage":["https://openalex.org/I67311998"]}],"countries":["CH","IN"],"is_corresponding":false,"raw_author_name":"Tapan K. Nayak","raw_affiliation_strings":["Variable Energy Cyclotron Centre, Homi Bhabha National Institute, Kolkata, India","CERN, Geneva, Switzerland"],"raw_orcid":"https://orcid.org/0000-0001-8941-8961","affiliations":[{"raw_affiliation_string":"Variable Energy Cyclotron Centre, Homi Bhabha National Institute, Kolkata, India","institution_ids":["https://openalex.org/I1279672703","https://openalex.org/I200207707"]},{"raw_affiliation_string":"CERN, Geneva, Switzerland","institution_ids":["https://openalex.org/I67311998"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":{"value":2645,"currency":"USD","value_usd":2645},"fwci":2.5768,"has_fulltext":false,"cited_by_count":38,"citation_normalized_percentile":{"value":0.90082728,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":93,"max":99},"biblio":{"volume":"26","issue":"1","first_page":"133","last_page":"142"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9983999729156494,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9966999888420105,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7718878388404846},{"id":"https://openalex.org/keywords/firmware","display_name":"Firmware","score":0.7024276256561279},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6064237952232361},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.522609531879425},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5047825574874878},{"id":"https://openalex.org/keywords/phase-detector","display_name":"Phase detector","score":0.4433342218399048},{"id":"https://openalex.org/keywords/digital-clock","display_name":"Digital clock","score":0.43434062600135803},{"id":"https://openalex.org/keywords/programmable-logic-device","display_name":"Programmable logic device","score":0.42419230937957764},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3917085826396942},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3665514588356018},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.263924777507782},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21015840768814087},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.14020881056785583}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7718878388404846},{"id":"https://openalex.org/C67212190","wikidata":"https://www.wikidata.org/wiki/Q104851","display_name":"Firmware","level":2,"score":0.7024276256561279},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6064237952232361},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.522609531879425},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5047825574874878},{"id":"https://openalex.org/C110086884","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase detector","level":3,"score":0.4433342218399048},{"id":"https://openalex.org/C2778426721","wikidata":"https://www.wikidata.org/wiki/Q1225105","display_name":"Digital clock","level":3,"score":0.43434062600135803},{"id":"https://openalex.org/C206274596","wikidata":"https://www.wikidata.org/wiki/Q1063837","display_name":"Programmable logic device","level":2,"score":0.42419230937957764},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3917085826396942},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3665514588356018},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.263924777507782},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21015840768814087},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.14020881056785583},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2017.2758807","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2758807","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:inspirehep.net:1669563","is_oa":false,"landing_page_url":"http://cds.cern.ch/record/2644703","pdf_url":null,"source":{"id":"https://openalex.org/S4306402195","display_name":"CERN Document Server (European Organization for Nuclear Research)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I67311998","host_organization_name":"European Organization for Nuclear Research","host_organization_lineage":["https://openalex.org/I67311998"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":null}],"best_oa_location":{"id":"doi:10.1109/tvlsi.2017.2758807","is_oa":true,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2758807","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":"cc-by","license_id":"https://openalex.org/licenses/cc-by","version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320313559","display_name":"CERN","ror":"https://ror.org/01ggx4157"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W16975232","https://openalex.org/W1547294555","https://openalex.org/W1766888123","https://openalex.org/W1964386634","https://openalex.org/W2006144085","https://openalex.org/W2058067234","https://openalex.org/W2080286022","https://openalex.org/W2097406868","https://openalex.org/W2111202845","https://openalex.org/W2136688988","https://openalex.org/W2137673544","https://openalex.org/W2148267403","https://openalex.org/W2249303497","https://openalex.org/W2319141347","https://openalex.org/W2322204495","https://openalex.org/W2478884216","https://openalex.org/W2490832538","https://openalex.org/W2498260651","https://openalex.org/W3022995300","https://openalex.org/W3148392858"],"related_works":["https://openalex.org/W3011873630","https://openalex.org/W4312993667","https://openalex.org/W2033196861","https://openalex.org/W2007471819","https://openalex.org/W2137056017","https://openalex.org/W2421088343","https://openalex.org/W2216731508","https://openalex.org/W2200770043","https://openalex.org/W1508811950","https://openalex.org/W2127651177"],"abstract_inverted_index":{"Phase":[0],"measurement":[1,24,108,140,198],"is":[2,45,125,162,171,184],"required":[3],"in":[4,115,211],"electronic":[5,19],"applications":[6],"where":[7],"a":[8,28,104,119,145,154],"synchronous":[9],"relationship":[10,84],"between":[11,85],"the":[12,33,60,66,86,91,116,134,158,165,175,179,187,193,196,200,206,209],"signals":[13],"needs":[14],"to":[15,50,93,157,173],"be":[16],"preserved.":[17],"Traditional":[18],"systems":[20],"used":[21],"for":[22,48,52,106,186],"time":[23],"are":[25],"designed":[26,185],"using":[27,130],"classical":[29],"mixed-signal":[30],"approach.":[31],"With":[32],"advent":[34],"of":[35,59,82,118,148,178,195,208,213],"reconfigurable":[36],"hardware":[37],"such":[38],"as":[39],"field-programmable":[40],"gate":[41],"arrays":[42],"(FPGAs),":[43],"it":[44],"more":[46],"advantageous":[47],"designers":[49],"opt":[51],"all-digital":[53],"architecture.":[54],"Most":[55],"high-speed":[56],"serial":[57],"transceivers":[58],"FPGA":[61,166],"circuitry":[62],"do":[63],"not":[64],"ensure":[65],"same":[67],"chip":[68],"latency":[69],"after":[70],"each":[71],"power":[72],"cycle,":[73,75],"reset":[74],"or":[76],"firmware":[77],"upgrade.":[78],"These":[79],"cause":[80],"uncertainty":[81],"phase":[83,96,107,135,139,197],"recovered":[87],"signals.":[88],"To":[89],"address":[90],"need":[92],"register":[94],"minute":[95],"shift":[97],"changes":[98],"inside":[99],"an":[100],"FPGA,":[101],"we":[102],"propose":[103],"design":[105,210],"logic":[109,141,188],"core":[110],"having":[111],"resolution":[112],"and":[113,216],"precision":[114],"range":[117,147],"few":[120,155],"picoseconds.":[121],"The":[122,138,181],"working":[123],"principle":[124,177],"based":[126],"on":[127],"subsample":[128],"accumulation":[129],"systematic":[131],"sampling":[132],"over":[133,144],"detector":[136],"signal.":[137],"can":[142],"operate":[143],"wide":[146],"digital":[149],"clock":[150],"frequencies,":[151],"ranging":[152],"from":[153],"kilohertz":[156],"maximum":[159],"frequency":[160],"that":[161],"supported":[163],"within":[164],"fabric.":[167],"A":[168],"mathematical":[169],"model":[170],"developed":[172],"illustrate":[174],"operating":[176],"design.":[180],"VLSI":[182],"architecture":[183],"core.":[189],"We":[190],"also":[191],"discussed":[192],"procedure":[194],"system,":[199],"calibration":[201],"sequence":[202],"involved,":[203],"followed":[204],"by":[205],"performance":[207],"terms":[212],"accuracy,":[214],"precision,":[215],"resolution.":[217]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":13},{"year":2018,"cited_by_count":2}],"updated_date":"2026-08-27T14:10:00.468798","created_date":"2025-10-10T00:00:00"}