{"id":"https://openalex.org/W2763006490","doi":"https://doi.org/10.1109/tvlsi.2017.2757511","title":"Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation","display_name":"Delay Monitoring System With Multiple Generic Monitors for Wide Voltage Range Operation","publication_year":2017,"publication_date":"2017-10-13","ids":{"openalex":"https://openalex.org/W2763006490","doi":"https://doi.org/10.1109/tvlsi.2017.2757511","mag":"2763006490"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2757511","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2757511","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100427735","display_name":"Jong-Ho Kim","orcid":"https://orcid.org/0000-0002-7366-7792"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jongho Kim","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-7366-7792","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043594476","display_name":"Ki\u2010Young Choi","orcid":"https://orcid.org/0000-0001-6138-6697"},"institutions":[{"id":"https://openalex.org/I139264467","display_name":"Seoul National University","ror":"https://ror.org/04h9pn542","country_code":"KR","type":"education","lineage":["https://openalex.org/I139264467"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kiyoung Choi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea"],"raw_orcid":"https://orcid.org/0000-0001-6138-6697","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Seoul National University, Seoul, South Korea","institution_ids":["https://openalex.org/I139264467"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100614047","display_name":"Yong-Hwan Kim","orcid":"https://orcid.org/0009-0003-8829-5594"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Yonghwan Kim","raw_affiliation_strings":["Design Technology, System LSI Division, Samsung Electronics, Hwaseong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology, System LSI Division, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100662249","display_name":"Wook Kim","orcid":"https://orcid.org/0000-0003-3409-6672"},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Wook Kim","raw_affiliation_strings":["Design Technology, System LSI Division, Samsung Electronics, Hwaseong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology, System LSI Division, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002195641","display_name":"Kyung-Tae Do","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Kyungtae Do","raw_affiliation_strings":["Design Technology, System LSI Division, Samsung Electronics, Hwaseong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology, System LSI Division, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109273722","display_name":"Jungyun Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I2250650973","display_name":"Samsung (South Korea)","ror":"https://ror.org/04w3jy968","country_code":"KR","type":"company","lineage":["https://openalex.org/I2250650973"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jungyun Choi","raw_affiliation_strings":["Design Technology, System LSI Division, Samsung Electronics, Hwaseong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Design Technology, System LSI Division, Samsung Electronics, Hwaseong, South Korea","institution_ids":["https://openalex.org/I2250650973"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.0166,"has_fulltext":false,"cited_by_count":17,"citation_normalized_percentile":{"value":0.76885729,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"26","issue":"1","first_page":"37","last_page":"49"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/process-corners","display_name":"Process corners","score":0.6763539910316467},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.6538609266281128},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.625604510307312},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6007015705108643},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5159907341003418},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5068910717964172},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5046857595443726},{"id":"https://openalex.org/keywords/margin","display_name":"Margin (machine learning)","score":0.5022339820861816},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4525453746318817},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4247223436832428},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.31391066312789917},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26563113927841187},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.11439168453216553}],"concepts":[{"id":"https://openalex.org/C192615534","wikidata":"https://www.wikidata.org/wiki/Q7247268","display_name":"Process corners","level":3,"score":0.6763539910316467},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.6538609266281128},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.625604510307312},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6007015705108643},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5159907341003418},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5068910717964172},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5046857595443726},{"id":"https://openalex.org/C774472","wikidata":"https://www.wikidata.org/wiki/Q6760393","display_name":"Margin (machine learning)","level":2,"score":0.5022339820861816},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4525453746318817},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4247223436832428},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.31391066312789917},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26563113927841187},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.11439168453216553},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2757511","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2757511","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4399999976158142,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1911029421","https://openalex.org/W1966986741","https://openalex.org/W1979194489","https://openalex.org/W1988246668","https://openalex.org/W2013936189","https://openalex.org/W2020656014","https://openalex.org/W2020875745","https://openalex.org/W2024702153","https://openalex.org/W2027548746","https://openalex.org/W2033756655","https://openalex.org/W2041626447","https://openalex.org/W2061747074","https://openalex.org/W2065430789","https://openalex.org/W2079706534","https://openalex.org/W2080331033","https://openalex.org/W2096581954","https://openalex.org/W2128247882","https://openalex.org/W2139708592","https://openalex.org/W2146750110","https://openalex.org/W2155636448","https://openalex.org/W2165952864","https://openalex.org/W2166964417","https://openalex.org/W2345774767","https://openalex.org/W2403477975","https://openalex.org/W4233391220","https://openalex.org/W4249020130","https://openalex.org/W4285719527","https://openalex.org/W6640006728","https://openalex.org/W6655872142","https://openalex.org/W6666322407","https://openalex.org/W6670448165","https://openalex.org/W6670518604"],"related_works":["https://openalex.org/W1680268817","https://openalex.org/W2525077515","https://openalex.org/W2118152793","https://openalex.org/W2141625582","https://openalex.org/W2141721356","https://openalex.org/W4388000032","https://openalex.org/W2564437568","https://openalex.org/W2080140894","https://openalex.org/W2107916809","https://openalex.org/W629662700"],"abstract_inverted_index":{"As":[0],"the":[1,37,41,51,68,89,93,97,106,109,154,158,170],"semiconductor":[2],"process":[3,186],"technology":[4],"continuously":[5],"scales":[6],"down,":[7],"circuit":[8,61,95,118,156],"delay":[9,23,90,102,135,151],"variations":[10,16,24],"due":[11],"to":[12,39,54,59,128,162,175],"manufacturing":[13],"and":[14,19,28,43,66,77,96,157],"environmental":[15],"become":[17],"more":[18,20],"serious.":[21],"These":[22],"are":[25],"hardly":[26],"predictable":[27],"thus":[29],"require":[30],"an":[31],"additional":[32],"design":[33,193],"margin,":[34,194],"which":[35,147],"impedes":[36],"chance":[38],"reduce":[40,169],"area":[42],"power":[44],"consumption":[45],"of":[46,50,85,108,192],"a":[47,73,117,149,178,183,190],"chip.":[48],"One":[49],"best":[52],"solutions":[53],"alleviate":[55],"this":[56,86],"problem":[57],"is":[58,88],"measure":[60],"delays":[62],"at":[63],"run":[64],"time":[65],"control":[67],"supply":[69],"voltage":[70,76,123,127,144],"accordingly":[71],"through":[72],"closed-loop":[74,110],"dynamic":[75],"frequency":[78],"scaling":[79],"(DVFS)":[80],"scheme.":[81],"The":[82,166],"key":[83],"issue":[84],"scheme":[87],"mismatch":[91,103],"between":[92,153],"monitoring":[94,136,155,164],"target":[98,159],"block.":[99],"A":[100],"large":[101],"might":[104],"lose":[105],"advantage":[107],"DVFS.":[111],"It":[112],"becomes":[113],"much":[114],"worse":[115],"as":[116],"block":[119,160],"operates":[120],"in":[121,182],"wider":[122],"range,":[124],"from":[125],"near-threshold":[126],"super-overdrive":[129],"voltage.":[130],"This":[131],"paper":[132],"proposes":[133],"novel":[134],"systems":[137],"with":[138],"multiple":[139],"generic":[140],"monitors":[141],"for":[142,177],"wide":[143],"range":[145],"operation,":[146],"provide":[148],"better":[150],"correlation":[152],"compared":[161],"conventional":[163],"approaches.":[165],"proposed":[167],"approaches":[168],"maximum":[171],"error":[172],"by":[173],"up":[174],"91%":[176],"popular":[179],"processor":[180],"core":[181],"14-nm":[184],"FinFET":[185],"technology,":[187],"thereby":[188],"bring":[189],"decrease":[191],"lower-power,":[195],"and/or":[196],"lower-cost":[197],"design.":[198]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}