{"id":"https://openalex.org/W2767036718","doi":"https://doi.org/10.1109/tvlsi.2017.2757064","title":"Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information","display_name":"Low-Cost Pseudoasynchronous Circuit Design Style With Reduced Exploitable Side Information","publication_year":2017,"publication_date":"2017-10-17","ids":{"openalex":"https://openalex.org/W2767036718","doi":"https://doi.org/10.1109/tvlsi.2017.2757064","mag":"2767036718"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2757064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2757064","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032341525","display_name":"Itamar Levi","orcid":"https://orcid.org/0000-0002-5591-5799"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Itamar Levi","raw_affiliation_strings":["Electrical Engineering, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065902823","display_name":"Alexander Fish","orcid":"https://orcid.org/0000-0002-4994-1536"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alexander Fish","raw_affiliation_strings":["Electrical Engineering, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5071090334","display_name":"Osnat Keren","orcid":"https://orcid.org/0000-0002-3101-9551"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Osnat Keren","raw_affiliation_strings":["Electrical Engineering, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"affiliations":[{"raw_affiliation_string":"Electrical Engineering, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032341525"],"corresponding_institution_ids":["https://openalex.org/I13955877"],"apc_list":null,"apc_paid":null,"fwci":2.9253,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.93050283,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"26","issue":"1","first_page":"82","last_page":"95"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9944999814033508,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/information-leakage","display_name":"Information leakage","score":0.8059886693954468},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6358451247215271},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6332647800445557},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.6288751363754272},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5989489555358887},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5899943709373474},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5416437387466431},{"id":"https://openalex.org/keywords/information-hiding","display_name":"Information hiding","score":0.4967668652534485},{"id":"https://openalex.org/keywords/side-channel-attack","display_name":"Side channel attack","score":0.49130240082740784},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4732283353805542},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.4479755461215973},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4127402603626251},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.28050607442855835},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27722179889678955},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24889805912971497},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.21503782272338867},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.17465582489967346},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.17200767993927002},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1629837155342102},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.15943032503128052},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09877622127532959},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.09591317176818848}],"concepts":[{"id":"https://openalex.org/C2779201187","wikidata":"https://www.wikidata.org/wiki/Q2775060","display_name":"Information leakage","level":2,"score":0.8059886693954468},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6358451247215271},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6332647800445557},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.6288751363754272},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5989489555358887},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5899943709373474},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5416437387466431},{"id":"https://openalex.org/C3073032","wikidata":"https://www.wikidata.org/wiki/Q15912075","display_name":"Information hiding","level":3,"score":0.4967668652534485},{"id":"https://openalex.org/C49289754","wikidata":"https://www.wikidata.org/wiki/Q2267081","display_name":"Side channel attack","level":3,"score":0.49130240082740784},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4732283353805542},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.4479755461215973},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4127402603626251},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.28050607442855835},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27722179889678955},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24889805912971497},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.21503782272338867},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.17465582489967346},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.17200767993927002},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1629837155342102},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.15943032503128052},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09877622127532959},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.09591317176818848},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C41608201","wikidata":"https://www.wikidata.org/wiki/Q980509","display_name":"Embedding","level":2,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2757064","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2757064","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6600000262260437}],"awards":[{"id":"https://openalex.org/G7389551596","display_name":null,"funder_award_id":"1868/16","funder_id":"https://openalex.org/F4320322252","funder_display_name":"Israel Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320322252","display_name":"Israel Science Foundation","ror":"https://ror.org/04sazxf24"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W101515164","https://openalex.org/W211399846","https://openalex.org/W1491520029","https://openalex.org/W1503689022","https://openalex.org/W1506423869","https://openalex.org/W1511360501","https://openalex.org/W1541098965","https://openalex.org/W1560022750","https://openalex.org/W1567394420","https://openalex.org/W1587293754","https://openalex.org/W1591088878","https://openalex.org/W1607006990","https://openalex.org/W1609287256","https://openalex.org/W1752847028","https://openalex.org/W1837001584","https://openalex.org/W1871420773","https://openalex.org/W1971186133","https://openalex.org/W2003841157","https://openalex.org/W2021658647","https://openalex.org/W2026337571","https://openalex.org/W2043507797","https://openalex.org/W2051975408","https://openalex.org/W2055862734","https://openalex.org/W2062989416","https://openalex.org/W2076666976","https://openalex.org/W2081962546","https://openalex.org/W2086948384","https://openalex.org/W2096490242","https://openalex.org/W2098671426","https://openalex.org/W2103287831","https://openalex.org/W2109195618","https://openalex.org/W2117897741","https://openalex.org/W2144630005","https://openalex.org/W2149099062","https://openalex.org/W2160641164","https://openalex.org/W2167554106","https://openalex.org/W2210387432","https://openalex.org/W2487142227","https://openalex.org/W2489833118","https://openalex.org/W2560020618","https://openalex.org/W2747930294","https://openalex.org/W2979691521","https://openalex.org/W4231098049","https://openalex.org/W4247544866","https://openalex.org/W4251742697","https://openalex.org/W6630308244","https://openalex.org/W6636576922"],"related_works":["https://openalex.org/W2022533428","https://openalex.org/W2580249689","https://openalex.org/W2103519941","https://openalex.org/W2769734684","https://openalex.org/W2969678054","https://openalex.org/W2903787673","https://openalex.org/W2777343049","https://openalex.org/W3158338108","https://openalex.org/W2584285084","https://openalex.org/W1796231437"],"abstract_inverted_index":{"Leakage":[0],"of":[1,39,45,69,88,101,112,140,152],"information":[2,57,89,102,135],"through":[3],"the":[4,36,43,60,66,92,105,134,141],"power":[5,70],"supply":[6,71],"current":[7,61,72],"has":[8],"become":[9],"a":[10,19],"major":[11],"factor":[12],"in":[13],"logic":[14],"design.":[15,48],"In":[16,77],"this":[17,113],"paper,":[18],"low":[20,117],"cost":[21],"and":[22,50,63,80,97,122],"simple":[23],"to":[24,55,75,132],"employ":[25],"design":[26,33,143],"methodology":[27],"dubbed":[28],"pseudoasynchronous":[29],"is":[30,130],"presented.":[31],"This":[32],"style":[34],"combines":[35],"security":[37],"advantages":[38,111],"asynchronous":[40],"circuits":[41],"with":[42],"ease":[44],"synchronous":[46,147],"circuit":[47],"Randomization":[49],"data-dependencies":[51],"(DD)":[52],"are":[53,82,116],"utilized":[54,83],"hide":[56],"leakage":[58,90,103,136],"from":[59,137,145],"dissipation,":[62],"hence":[64],"making":[65],"critical":[67],"synchronization":[68],"traces":[73],"hard":[74],"do.":[76],"addition,":[78],"randomization":[79],"DD":[81],"for":[84,98],"both":[85],"time-domain":[86,153],"hiding":[87,100,154],"during":[91,104],"active":[93],"region":[94],"(dynamic":[95],"currents)":[96],"amplitude-domain":[99],"static-region":[106],"(leakage":[107],"currents).":[108],"The":[109],"main":[110],"new":[114],"approach":[115],"area":[118],"cost,":[119],"reduced":[120],"signal,":[121],"increased":[123],"noise.":[124],"Circuit-level":[125],"analyses":[126],"show":[127],"that":[128],"it":[129],"harder":[131],"exploit":[133],"internal":[138],"signals":[139],"proposed":[142],"than":[144],"CMOS-based":[146],"designs":[148],"or":[149],"other":[150],"forms":[151],"countermeasures.":[155]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":7},{"year":2018,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}