{"id":"https://openalex.org/W2757344627","doi":"https://doi.org/10.1109/tvlsi.2017.2753139","title":"Sparse Regression Driven Mixture Importance Sampling for Memory Design","display_name":"Sparse Regression Driven Mixture Importance Sampling for Memory Design","publication_year":2017,"publication_date":"2017-09-28","ids":{"openalex":"https://openalex.org/W2757344627","doi":"https://doi.org/10.1109/tvlsi.2017.2753139","mag":"2757344627"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2753139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2753139","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010278061","display_name":"Maria Malik","orcid":"https://orcid.org/0000-0001-8425-2501"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Maria Malik","raw_affiliation_strings":["George Mason University, Fairfax, VA, USA"],"affiliations":[{"raw_affiliation_string":"George Mason University, Fairfax, VA, USA","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105554115","display_name":"Rajiv Joshi","orcid":"https://orcid.org/0009-0007-7486-1531"},"institutions":[{"id":"https://openalex.org/I4210114115","display_name":"IBM Research - Thomas J. Watson Research Center","ror":"https://ror.org/0265w5591","country_code":"US","type":"facility","lineage":["https://openalex.org/I1341412227","https://openalex.org/I4210114115"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajiv V. Joshi","raw_affiliation_strings":["IBM T. J. Watson Research Center, Yorktown Heights, NY, USA"],"affiliations":[{"raw_affiliation_string":"IBM T. J. Watson Research Center, Yorktown Heights, NY, USA","institution_ids":["https://openalex.org/I4210114115"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5071376756","display_name":"Rouwaida Kanj","orcid":"https://orcid.org/0000-0002-3519-2917"},"institutions":[{"id":"https://openalex.org/I98635879","display_name":"American University of Beirut","ror":"https://ror.org/04pznsd21","country_code":"LB","type":"education","lineage":["https://openalex.org/I98635879"]}],"countries":["LB"],"is_corresponding":false,"raw_author_name":"Rouwaida Kanj","raw_affiliation_strings":["American University of Beirut, Beirut, Lebanon"],"affiliations":[{"raw_affiliation_string":"American University of Beirut, Beirut, Lebanon","institution_ids":["https://openalex.org/I98635879"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112215315","display_name":"Shupeng Sun","orcid":null},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shupeng Sun","raw_affiliation_strings":["Carnegie Mellon University, Pittsburgh, PA, USA"],"affiliations":[{"raw_affiliation_string":"Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5047382437","display_name":"Houman Homayoun","orcid":"https://orcid.org/0000-0001-8904-4699"},"institutions":[{"id":"https://openalex.org/I162714631","display_name":"George Mason University","ror":"https://ror.org/02jqj7156","country_code":"US","type":"education","lineage":["https://openalex.org/I162714631"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Houman Homayoun","raw_affiliation_strings":["George Mason University, Fairfax, VA, USA"],"affiliations":[{"raw_affiliation_string":"George Mason University, Fairfax, VA, USA","institution_ids":["https://openalex.org/I162714631"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100359059","display_name":"Tong Li","orcid":"https://orcid.org/0000-0003-3678-8402"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Tong Li","raw_affiliation_strings":["STG, IBM, Austin, TX, USA"],"affiliations":[{"raw_affiliation_string":"STG, IBM, Austin, TX, USA","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5010278061"],"corresponding_institution_ids":["https://openalex.org/I162714631"],"apc_list":null,"apc_paid":null,"fwci":0.5734,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.69896114,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"26","issue":"1","first_page":"63","last_page":"72"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.7027058005332947},{"id":"https://openalex.org/keywords/sampling","display_name":"Sampling (signal processing)","score":0.6859414577484131},{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.6444211006164551},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6415440440177917},{"id":"https://openalex.org/keywords/spare-part","display_name":"Spare part","score":0.5931386947631836},{"id":"https://openalex.org/keywords/regression-analysis","display_name":"Regression analysis","score":0.41207724809646606},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.2730461359024048},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17758092284202576},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.1763571798801422},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12999093532562256}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.7027058005332947},{"id":"https://openalex.org/C140779682","wikidata":"https://www.wikidata.org/wiki/Q210868","display_name":"Sampling (signal processing)","level":3,"score":0.6859414577484131},{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.6444211006164551},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6415440440177917},{"id":"https://openalex.org/C194648553","wikidata":"https://www.wikidata.org/wiki/Q1364774","display_name":"Spare part","level":2,"score":0.5931386947631836},{"id":"https://openalex.org/C152877465","wikidata":"https://www.wikidata.org/wiki/Q208042","display_name":"Regression analysis","level":2,"score":0.41207724809646606},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.2730461359024048},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17758092284202576},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.1763571798801422},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12999093532562256},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C106131492","wikidata":"https://www.wikidata.org/wiki/Q3072260","display_name":"Filter (signal processing)","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2753139","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2753139","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1486063756","https://openalex.org/W1680392829","https://openalex.org/W1900393127","https://openalex.org/W1989728241","https://openalex.org/W2047446678","https://openalex.org/W2063648336","https://openalex.org/W2102649620","https://openalex.org/W2103793078","https://openalex.org/W2120353978","https://openalex.org/W2127021486","https://openalex.org/W2142910310","https://openalex.org/W2155811837","https://openalex.org/W2167508000","https://openalex.org/W2169189905","https://openalex.org/W2403278033","https://openalex.org/W2532800095","https://openalex.org/W2739739316","https://openalex.org/W2964289291","https://openalex.org/W3151457670","https://openalex.org/W4232939033","https://openalex.org/W6637386731","https://openalex.org/W6683185311"],"related_works":["https://openalex.org/W1506942559","https://openalex.org/W2051711022","https://openalex.org/W2375914654","https://openalex.org/W2765352472","https://openalex.org/W1589376391","https://openalex.org/W2470589840","https://openalex.org/W3149402879","https://openalex.org/W1980147245","https://openalex.org/W4256012597","https://openalex.org/W2057920591"],"abstract_inverted_index":{"In":[0,61],"this":[1],"paper,":[2],"we":[3],"present":[4],"a":[5,30,38,64,141],"sparse":[6],"regression":[7],"(SpaRe)":[8],"model-based":[9,135],"yield":[10,136,156],"analysis":[11,56,137],"methodology":[12,49,159],"and":[13,42,53,98,124,146,171,178],"apply":[14],"it":[15],"to":[16,105,129,162],"memory":[17],"designs":[18,167],"with":[19,82,151,182],"state-of-the-art":[20,165],"write-assist":[21,172],"circuitry.":[22],"At":[23],"the":[24,70,83,99,107,110,116,121,147],"core":[25],"of":[26,37,57,153],"its":[27],"engine":[28],"is":[29,67,89,138,160],"mixture":[31],"importance":[32,44,111],"sampling":[33,40,45,72,112],"technique":[34],"which":[35],"consists":[36],"uniform":[39,71],"stage":[41,73,123],"an":[43,85],"stage.":[46,113],"The":[47,96,133,158,174],"proposed":[48],"allows":[50],"for":[51,91,118],"fast":[52],"accurate":[54],"statistical":[55],"rare":[58],"fail":[59],"events.":[60],"our":[62],"approach,":[63],"SpaRe":[65,134],"model":[66,97],"built":[68],"using":[69],"data":[74],"points":[75],"obtained":[76],"via":[77],"circuit":[78],"simulation":[79],"(CktSim).":[80],"Along":[81],"model,":[84],"optimal":[86],"threshold":[87,100],"value":[88,101],"determined":[90],"proper":[92],"pass/fail":[93],"predict":[94,106],"capability.":[95],"are":[102],"then":[103],"used":[104,161],"response":[108],"in":[109,120],"This":[114],"alleviates":[115],"need":[117],"CktSims":[119],"latter":[122],"introduces":[125],"significant":[126],"speedup":[127],"compared":[128],"fully":[130],"CktSim-based":[131,155],"approaches.":[132],"tested":[139],"on":[140],"14-nm":[142],"FinFET":[143],"SRAM":[144,166],"design,":[145],"results":[148],"corroborate":[149,180],"well":[150,181],"that":[152],"full":[154],"analysis.":[157],"compare":[163],"multiple":[164],"including":[168],"selective":[169],"boost":[170],"designs.":[173],"operating":[175],"Vmin":[176],"ranges":[177],"trends":[179],"hardware":[183],"measurements.":[184]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}