{"id":"https://openalex.org/W2758426500","doi":"https://doi.org/10.1109/tvlsi.2017.2750207","title":"Design of Low-Voltage High-Speed CML D-Latches in Nanometer CMOS Technologies","display_name":"Design of Low-Voltage High-Speed CML D-Latches in Nanometer CMOS Technologies","publication_year":2017,"publication_date":"2017-09-21","ids":{"openalex":"https://openalex.org/W2758426500","doi":"https://doi.org/10.1109/tvlsi.2017.2750207","mag":"2758426500"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2750207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2750207","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5010336494","display_name":"Giuseppe Scotti","orcid":"https://orcid.org/0000-0002-5650-8212"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Giuseppe Scotti","raw_affiliation_strings":["Department of Information Engineering, Electronics and Telecommunications, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","Department of Information Engineering, Electronics, and Telecommunications, University of Rome \u201cLa Sapienza,\u201d , Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, Electronics and Telecommunications, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Department of Information Engineering, Electronics, and Telecommunications, University of Rome \u201cLa Sapienza,\u201d , Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090882290","display_name":"Davide Bellizia","orcid":"https://orcid.org/0000-0002-6947-4410"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Bellizia","raw_affiliation_strings":["Department of Information Engineering, Electronics and Telecommunications, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","Department of Information Engineering, Electronics, and Telecommunications, University of Rome \u201cLa Sapienza,\u201d , Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, Electronics and Telecommunications, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Department of Information Engineering, Electronics, and Telecommunications, University of Rome \u201cLa Sapienza,\u201d , Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5068452963","display_name":"Alessandro Trifiletti","orcid":"https://orcid.org/0000-0001-6231-4273"},"institutions":[{"id":"https://openalex.org/I861853513","display_name":"Sapienza University of Rome","ror":"https://ror.org/02be6w209","country_code":"IT","type":"education","lineage":["https://openalex.org/I861853513"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Alessandro Trifiletti","raw_affiliation_strings":["Department of Information Engineering, Electronics and Telecommunications, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","Department of Information Engineering, Electronics, and Telecommunications, University of Rome \u201cLa Sapienza,\u201d , Rome, Italy"],"affiliations":[{"raw_affiliation_string":"Department of Information Engineering, Electronics and Telecommunications, University of Rome \u201cLa Sapienza\u201d, Rome, Italy","institution_ids":["https://openalex.org/I861853513"]},{"raw_affiliation_string":"Department of Information Engineering, Electronics, and Telecommunications, University of Rome \u201cLa Sapienza,\u201d , Rome, Italy","institution_ids":["https://openalex.org/I861853513"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5044422028","display_name":"G. Palumbo","orcid":"https://orcid.org/0000-0002-8011-8660"},"institutions":[{"id":"https://openalex.org/I39063666","display_name":"University of Catania","ror":"https://ror.org/03a64bh57","country_code":"IT","type":"education","lineage":["https://openalex.org/I39063666"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Gaetano Palumbo","raw_affiliation_strings":["Department of Electrical and Electronics Engineering, University of Catania, Catania, Italy","[Department of Electrical and Electronics Engineering, University of Catania, Catania, Italy]"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Electronics Engineering, University of Catania, Catania, Italy","institution_ids":["https://openalex.org/I39063666"]},{"raw_affiliation_string":"[Department of Electrical and Electronics Engineering, University of Catania, Catania, Italy]","institution_ids":["https://openalex.org/I39063666"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5010336494"],"corresponding_institution_ids":["https://openalex.org/I861853513"],"apc_list":null,"apc_paid":null,"fwci":2.4368,"has_fulltext":false,"cited_by_count":47,"citation_normalized_percentile":{"value":0.89891507,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"25","issue":"12","first_page":"3509","last_page":"3520"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7997122406959534},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.647658109664917},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5429707169532776},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5336549878120422},{"id":"https://openalex.org/keywords/low-voltage","display_name":"Low voltage","score":0.47618260979652405},{"id":"https://openalex.org/keywords/network-topology","display_name":"Network topology","score":0.4679856300354004},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.417818158864975},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4163094460964203},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.389672189950943},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.38938507437705994},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.3481101989746094},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.34109023213386536},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.2542112469673157},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.17951342463493347}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7997122406959534},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.647658109664917},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5429707169532776},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5336549878120422},{"id":"https://openalex.org/C128624480","wikidata":"https://www.wikidata.org/wiki/Q1504817","display_name":"Low voltage","level":3,"score":0.47618260979652405},{"id":"https://openalex.org/C199845137","wikidata":"https://www.wikidata.org/wiki/Q145490","display_name":"Network topology","level":2,"score":0.4679856300354004},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.417818158864975},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4163094460964203},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.389672189950943},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.38938507437705994},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.3481101989746094},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.34109023213386536},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.2542112469673157},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.17951342463493347},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2017.2750207","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2750207","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:iris.uniroma1.it:11573/1026450","is_oa":false,"landing_page_url":"http://hdl.handle.net/11573/1026450","pdf_url":null,"source":{"id":"https://openalex.org/S4377196107","display_name":"IRIS Research product catalog (Sapienza University of Rome)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8399999737739563}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1569638374","https://openalex.org/W1595570256","https://openalex.org/W1601832081","https://openalex.org/W1749597826","https://openalex.org/W1966423496","https://openalex.org/W1993254104","https://openalex.org/W1997433601","https://openalex.org/W1999565904","https://openalex.org/W2020096280","https://openalex.org/W2046926960","https://openalex.org/W2049947650","https://openalex.org/W2062133164","https://openalex.org/W2074190208","https://openalex.org/W2075251767","https://openalex.org/W2075943443","https://openalex.org/W2076413252","https://openalex.org/W2091151375","https://openalex.org/W2100556628","https://openalex.org/W2127239762","https://openalex.org/W2134830891","https://openalex.org/W2135246680","https://openalex.org/W2143905081","https://openalex.org/W2145113205","https://openalex.org/W2157437715","https://openalex.org/W2171916916","https://openalex.org/W2280601454","https://openalex.org/W2289502992","https://openalex.org/W2336871498","https://openalex.org/W2520827501","https://openalex.org/W2538932430","https://openalex.org/W2563314272","https://openalex.org/W6669501602"],"related_works":["https://openalex.org/W2146350249","https://openalex.org/W2160628748","https://openalex.org/W2915016853","https://openalex.org/W2171147182","https://openalex.org/W3115355038","https://openalex.org/W2070694218","https://openalex.org/W2538378877","https://openalex.org/W2136515270","https://openalex.org/W1518361573","https://openalex.org/W1517303529"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,23,53,66,69,86,102,116,120,128,136],"design":[4,78],"of":[5,52,68],"a":[6,41,49,79,95,109,124],"novel":[7],"low-voltage":[8,24,59],"high-speed":[9],"D-latch":[10,26],"circuit":[11],"suitable":[12],"for":[13,57],"nanometer":[14],"CMOS":[15,43],"technologies.":[16],"The":[17],"proposed":[18,70,121,137],"topology":[19],"is":[20,99,132],"compared":[21],"against":[22],"triple-tail":[25,104,117],"and":[27,45,119],"its":[28],"advantages":[29,67],"are":[30],"demonstrated":[31],"both":[32,58,115],"by":[33,107],"simulations,":[34],"under":[35],"different":[36],"performance/power":[37],"consumption":[38],"tradeoffs":[39],"with":[40],"40-nm":[42],"technology,":[44],"theoretically,":[46],"thanks":[47,84],"to":[48,63,77,85,88],"simple":[50],"model":[51],"propagation":[54],"delay":[55],"derived":[56],"topologies.":[60],"In":[61],"order":[62],"further":[64,96],"demonstrate":[65],"topology,":[71],"it":[72],"has":[73],"also":[74],"been":[75],"used":[76],"D":[80],"flip-flop":[81],"(DFF),":[82],"where":[83],"feature":[87],"need":[89],"just":[90],"1":[91],"clock":[92],"differential":[93],"pair;":[94],"speed":[97],"improvement":[98,126],"achieved":[100],"over":[101],"conventional":[103],"topology.":[105],"Indeed,":[106],"comparing":[108],"two-stage":[110],"frequency":[111,131],"divider":[112],"designed":[113],"using":[114,135],"DFF":[118],"folded":[122,138],"DFF,":[123],"54%":[125],"in":[127],"maximum":[129],"operating":[130],"found":[133],"when":[134],"DFF.":[139]},"counts_by_year":[{"year":2025,"cited_by_count":4},{"year":2024,"cited_by_count":7},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":9},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}