{"id":"https://openalex.org/W2757371271","doi":"https://doi.org/10.1109/tvlsi.2017.2750171","title":"Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design","display_name":"Asynchronous-Logic QDI Quad-Rail Sense-Amplifier Half-Buffer Approach for NoC Router Design","publication_year":2017,"publication_date":"2017-09-21","ids":{"openalex":"https://openalex.org/W2757371271","doi":"https://doi.org/10.1109/tvlsi.2017.2750171","mag":"2757371271"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2750171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2750171","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://dr.ntu.edu.sg/bitstream/10356/90106/1/Asynchronous-Logic%20QDI%20Quad-Rail%20Sense-Amplifier%20Half-Buffer%20Approach%20for%20NoC%20Router%20Design.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5014926180","display_name":"Weng\u2010Geng Ho","orcid":"https://orcid.org/0000-0002-0589-3480"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Weng-Geng Ho","raw_affiliation_strings":["Temasek Laboratories, Nanyang Technological University, Singapore"],"raw_orcid":"https://orcid.org/0000-0002-0589-3480","affiliations":[{"raw_affiliation_string":"Temasek Laboratories, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073268696","display_name":"Kwen\u2010Siong Chong","orcid":"https://orcid.org/0000-0003-1512-2003"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kwen-Siong Chong","raw_affiliation_strings":["Temasek Laboratories, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Temasek Laboratories, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5009070013","display_name":"Kyaw Zwa Lwin Ne","orcid":null},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Kyaw Zwa Lwin Ne","raw_affiliation_strings":["Virtus, IC Design Centre of Excellence, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virtus, IC Design Centre of Excellence, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["Virtus, IC Design Centre of Excellence, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virtus, IC Design Centre of Excellence, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023352317","display_name":"Joseph S. Chang","orcid":"https://orcid.org/0000-0003-0991-8339"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Joseph S. Chang","raw_affiliation_strings":["Virtus, IC Design Centre of Excellence, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Virtus, IC Design Centre of Excellence, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5014926180"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":0.6579,"has_fulltext":true,"cited_by_count":21,"citation_normalized_percentile":{"value":0.74172146,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"26","issue":"1","first_page":"196","last_page":"200"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10018","display_name":"Advancements in Battery Materials","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.7880088090896606},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5683039426803589},{"id":"https://openalex.org/keywords/robustness","display_name":"Robustness (evolution)","score":0.5576509833335876},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.5507971048355103},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.4650138020515442},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43798500299453735},{"id":"https://openalex.org/keywords/network-on-a-chip","display_name":"Network on a chip","score":0.4313163161277771},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3923177421092987},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.34312957525253296},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.29473865032196045},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2800410985946655},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.24860504269599915}],"concepts":[{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.7880088090896606},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5683039426803589},{"id":"https://openalex.org/C63479239","wikidata":"https://www.wikidata.org/wiki/Q7353546","display_name":"Robustness (evolution)","level":3,"score":0.5576509833335876},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.5507971048355103},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.4650138020515442},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43798500299453735},{"id":"https://openalex.org/C128519102","wikidata":"https://www.wikidata.org/wiki/Q339554","display_name":"Network on a chip","level":2,"score":0.4313163161277771},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3923177421092987},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.34312957525253296},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.29473865032196045},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2800410985946655},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.24860504269599915},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2017.2750171","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2750171","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:dr.ntu.edu.sg:10356/90106","is_oa":true,"landing_page_url":"https://hdl.handle.net/10356/90106","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/90106/1/Asynchronous-Logic%20QDI%20Quad-Rail%20Sense-Amplifier%20Half-Buffer%20Approach%20for%20NoC%20Router%20Design.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"}],"best_oa_location":{"id":"pmh:oai:dr.ntu.edu.sg:10356/90106","is_oa":true,"landing_page_url":"https://hdl.handle.net/10356/90106","pdf_url":"https://dr.ntu.edu.sg/bitstream/10356/90106/1/Asynchronous-Logic%20QDI%20Quad-Rail%20Sense-Amplifier%20Half-Buffer%20Approach%20for%20NoC%20Router%20Design.pdf","source":{"id":"https://openalex.org/S4306402609","display_name":"DR-NTU (Nanyang Technological University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I172675005","host_organization_name":"Nanyang Technological University","host_organization_lineage":["https://openalex.org/I172675005"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"Journal Article"},"sustainable_development_goals":[{"score":0.8899999856948853,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":true,"pdf":true},"content_urls":{"pdf":"https://content.openalex.org/works/W2757371271.pdf","grobid_xml":"https://content.openalex.org/works/W2757371271.grobid-xml"},"referenced_works_count":15,"referenced_works":["https://openalex.org/W1749584095","https://openalex.org/W2029279820","https://openalex.org/W2035024806","https://openalex.org/W2068129030","https://openalex.org/W2085176118","https://openalex.org/W2097327903","https://openalex.org/W2115894212","https://openalex.org/W2118625116","https://openalex.org/W2127003097","https://openalex.org/W2147657871","https://openalex.org/W2157314248","https://openalex.org/W2165370369","https://openalex.org/W2479948040","https://openalex.org/W3144514467","https://openalex.org/W6721604655"],"related_works":["https://openalex.org/W2052816277","https://openalex.org/W2167988973","https://openalex.org/W2603824091","https://openalex.org/W2439487276","https://openalex.org/W2122502560","https://openalex.org/W2560886726","https://openalex.org/W2568855487","https://openalex.org/W2472457643","https://openalex.org/W2510977931","https://openalex.org/W2091258882"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2],"low":[3],"area":[4,71,156],"overhead":[5],"and":[6,30,70,95,134,157,194],"power-efficient":[7],"asynchronous-logic":[8],"quasi-delay-insensitive":[9],"(QDI)":[10],"sense-amplifier":[11],"half-buffer":[12],"(SAHB)":[13],"approach":[14,25],"with":[15],"quad-rail":[16,23,45,50,75,101,130,149,181],"(i.e.,":[17],"1-of-4)":[18],"data":[19,86],"encoding.":[20],"The":[21],"proposed":[22,44,129,148,180],"SAHB":[24,46,51,76,102,131,150,182],"is":[26,52,185],"targeted":[27],"for":[28,58,84],"area-":[29],"energy-efficient":[31,196],"asynchronous":[32],"network-on-chip":[33],"(ANoC)":[34],"router":[35,62,111,139,152,184],"designs.":[36,197],"There":[37],"are":[38],"three":[39],"main":[40],"features":[41,112,153],"in":[42],"the":[43,49,66,74,90,100,108,122,128,144,147,163,174,188],"approach.":[47],"First,":[48],"designed":[53,109],"to":[54,132,173],"use":[55,127],"four":[56,60,82],"wires":[57,83],"selecting":[59],"ANoC":[61,110,138,151,177,183],"directions,":[63],"hence":[64,88,107],"reducing":[65,89],"number":[67,91],"of":[68,81,92,187],"transistors":[69],"overhead.":[72],"Second,":[73],"switches":[77],"only":[78],"one":[79,186],"out":[80],"2-bit":[85],"propagation,":[87],"transistor":[93],"switchings":[94],"dynamic":[96],"power":[97],"dissipation.":[98],"Third,":[99],"abides":[103],"by":[104],"QDI":[105],"rules,":[106],"high":[113,189],"operational":[114,166,190],"robustness":[115,167],"toward":[116,168],"process-voltage-temperature":[117],"(PVT)":[118],"variations.":[119,170],"Based":[120],"on":[121],"65-nm":[123],"CMOS":[124],"process,":[125],"we":[126],"implement":[133],"prototype":[135],"an":[136],"18-bit":[137],"design.":[140],"When":[141,171],"benchmarked":[142],"against":[143],"dual-rail":[145],"counterpart,":[146],"32%":[154],"smaller":[155],"dissipates":[158],"50%":[159],"lower":[160],"energy":[161],"under":[162],"same":[164],"excellent":[165],"PVT":[169],"compared":[172],"other":[175],"reported":[176],"routers,":[178],"our":[179],"robustness,":[191],"smallest":[192],"area,":[193],"most":[195]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":5},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}