{"id":"https://openalex.org/W2760452677","doi":"https://doi.org/10.1109/tvlsi.2017.2750074","title":"A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND\u2013XOR Structures","display_name":"A Time-Efficient CMOS-Memristive Programmable Circuit Realizing Logic Functions in Generalized AND\u2013XOR Structures","publication_year":2017,"publication_date":"2017-09-21","ids":{"openalex":"https://openalex.org/W2760452677","doi":"https://doi.org/10.1109/tvlsi.2017.2750074","mag":"2760452677"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2750074","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2750074","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000601992","display_name":"Muayad J. Aljafar","orcid":"https://orcid.org/0000-0001-7336-4444"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Muayad J. Aljafar","raw_affiliation_strings":["Portland State University, Portland, OR, USA"],"raw_orcid":"https://orcid.org/0000-0001-7336-4444","affiliations":[{"raw_affiliation_string":"Portland State University, Portland, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5048693034","display_name":"Marek Perkowski","orcid":"https://orcid.org/0000-0002-0358-1176"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marek A. Perkowski","raw_affiliation_strings":["Portland State University, Portland, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Portland State University, Portland, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060918291","display_name":"John M. Acken","orcid":"https://orcid.org/0000-0003-0995-2334"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"John M. Acken","raw_affiliation_strings":["Portland State University, Portland, OR, USA"],"raw_orcid":"https://orcid.org/0000-0003-0995-2334","affiliations":[{"raw_affiliation_string":"Portland State University, Portland, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103021135","display_name":"Robin Tan","orcid":"https://orcid.org/0000-0003-3252-3378"},"institutions":[{"id":"https://openalex.org/I126345244","display_name":"Portland State University","ror":"https://ror.org/00yn2fy02","country_code":"US","type":"education","lineage":["https://openalex.org/I126345244"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Robin Tan","raw_affiliation_strings":["Portland State University, Portland, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Portland State University, Portland, OR, USA","institution_ids":["https://openalex.org/I126345244"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I126345244"],"apc_list":null,"apc_paid":null,"fwci":0.9856,"has_fulltext":false,"cited_by_count":16,"citation_normalized_percentile":{"value":0.77941025,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"26","issue":"1","first_page":"23","last_page":"36"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9988999962806702,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.8984333872795105},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.7293458580970764},{"id":"https://openalex.org/keywords/nand-logic","display_name":"NAND logic","score":0.7189533114433289},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.688040554523468},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6196953654289246},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5577751994132996},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5454526543617249},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5381243228912354},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5302578806877136},{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.5286850333213806},{"id":"https://openalex.org/keywords/exclusive-or","display_name":"Exclusive or","score":0.486172616481781},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4649309813976288},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4289233088493347},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.4145396053791046},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40789365768432617},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.381801038980484},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.34780120849609375},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3228501081466675},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.17179173231124878},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14466840028762817},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.12658998370170593}],"concepts":[{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.8984333872795105},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.7293458580970764},{"id":"https://openalex.org/C7234692","wikidata":"https://www.wikidata.org/wiki/Q4116068","display_name":"NAND logic","level":4,"score":0.7189533114433289},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.688040554523468},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6196953654289246},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5577751994132996},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5454526543617249},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5381243228912354},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5302578806877136},{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.5286850333213806},{"id":"https://openalex.org/C35898486","wikidata":"https://www.wikidata.org/wiki/Q498186","display_name":"Exclusive or","level":3,"score":0.486172616481781},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4649309813976288},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4289233088493347},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.4145396053791046},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40789365768432617},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.381801038980484},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.34780120849609375},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3228501081466675},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.17179173231124878},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14466840028762817},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.12658998370170593}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2017.2750074","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2750074","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:pdxscholar.library.pdx.edu:ece_fac-1437","is_oa":false,"landing_page_url":"https://pdxscholar.library.pdx.edu/ece_fac/436","pdf_url":null,"source":{"id":"https://openalex.org/S4377196300","display_name":"PDXScholar  (Portland State University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I126345244","host_organization_name":"Portland State University","host_organization_lineage":["https://openalex.org/I126345244"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Publications and Presentations","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320326118","display_name":"Higher Committee for Education Development in Iraq","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W1538644307","https://openalex.org/W1545041929","https://openalex.org/W1982666872","https://openalex.org/W1985868795","https://openalex.org/W1987293891","https://openalex.org/W1994319933","https://openalex.org/W2004782555","https://openalex.org/W2025674646","https://openalex.org/W2027895023","https://openalex.org/W2029505831","https://openalex.org/W2033811947","https://openalex.org/W2036899386","https://openalex.org/W2043274724","https://openalex.org/W2045929849","https://openalex.org/W2062960066","https://openalex.org/W2064632620","https://openalex.org/W2065690384","https://openalex.org/W2066280488","https://openalex.org/W2074865640","https://openalex.org/W2091405247","https://openalex.org/W2112181056","https://openalex.org/W2124869406","https://openalex.org/W2126480274","https://openalex.org/W2143806343","https://openalex.org/W2147004330","https://openalex.org/W2149380925","https://openalex.org/W2162651880","https://openalex.org/W2168473504","https://openalex.org/W2170095368","https://openalex.org/W2201198369","https://openalex.org/W2216132385","https://openalex.org/W2289493203","https://openalex.org/W2323986115","https://openalex.org/W2407339173","https://openalex.org/W2509369410","https://openalex.org/W2521878335","https://openalex.org/W2611901458"],"related_works":["https://openalex.org/W4252993849","https://openalex.org/W3200424893","https://openalex.org/W2146208178","https://openalex.org/W2616524835","https://openalex.org/W4246304997","https://openalex.org/W2760452677","https://openalex.org/W1966410745","https://openalex.org/W2737682879","https://openalex.org/W2530808634","https://openalex.org/W857053778"],"abstract_inverted_index":{"This":[0,27],"paper":[1],"describes":[2],"a":[3,30,78,138,142,171,181],"CMOS-memristive":[4],"programmable":[5,107],"logic":[6,35,168,184,219],"device":[7],"connected":[8],"to":[9,72,90,174],"CMOS":[10,128],"XOR":[11,75,85,183,200],"gates":[12,86],"(mPLD-XOR)":[13],"for":[14,20,226],"realizing":[15,218],"multioutput":[16],"functions":[17,102,124],"well":[18,224],"suited":[19,225],"two-level":[21],"{NAND,":[22],"AND,":[23,41],"NOR,":[24,42],"OR}-XOR-based":[25],"design.":[26],"structure":[28],"is":[29,58,87],"generalized":[31],"form":[32],"of":[33,39,63,70,77,84,94,101,116,123,137,151,161,180,189,198,212],"AND\u2013XOR":[34],"where":[36,234],"any":[37,73,187,199],"combination":[38,188],"NAND,":[40],"and":[43,45,50,119,141,149,157,193,210,230],"OR,":[44],"literals":[46,194],"can":[47,206],"replace":[48],"the":[49,54,61,67,82,92,95,113,120,134,152,162,175,178,196,208],"level.":[51],"For":[52],"mPLD-XOR,":[53],"computational":[55,213],"delay,":[56],"which":[57,110,221],"measured":[59],"as":[60],"number":[62,69,83,211],"clock":[64],"cycles,":[65],"equals":[66],"maximum":[68],"inputs":[71],"output":[74,121],"gate":[76],"function":[79,96],"assuming":[80],"that":[81],"large":[88],"enough":[89],"calculate":[91],"outputs":[93],"simultaneously.":[97],"The":[98,147,202],"input":[99,197],"levels":[100,122],"are":[103,125,145,155,238],"implemented":[104,153],"with":[105,127,159,166,186,204],"novel":[106],"diode":[108],"gates,":[109],"rely":[111],"on":[112],"diode-like":[114],"behavior":[115],"self-rectifying":[117],"memristors,":[118],"realized":[126,165],"modulo-two":[129],"counters.":[130],"As":[131],"an":[132],"example,":[133],"circuit":[135,173],"implementation":[136,179],"3-bit":[139,143],"adder":[140],"multiplier":[144],"presented.":[146],"size":[148,209],"performance":[150],"circuits":[154,164],"estimated":[156],"compared":[158],"those":[160],"equivalent":[163],"stateful":[167],"gates.":[169],"Adding":[170],"feedback":[172,205],"mPLD-XOR":[176,203],"allows":[177],"multilevel":[182],"network":[185],"sums,":[190],"products,":[191],"XORs,":[192],"at":[195],"gate.":[201],"reduce":[207],"steps":[214],"(clock":[215],"cycles)":[216],"in":[217,228],"functions,":[220],"makes":[222],"it":[223],"use":[227],"communication":[229],"parallel":[231],"computing":[232],"systems":[233],"fast":[235],"arithmetic":[236],"operations":[237],"demanding.":[239]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}