{"id":"https://openalex.org/W2762256361","doi":"https://doi.org/10.1109/tvlsi.2017.2748018","title":"Are Proximity Attacks a Threat to the Security of Split Manufacturing of Integrated Circuits?","display_name":"Are Proximity Attacks a Threat to the Security of Split Manufacturing of Integrated Circuits?","publication_year":2017,"publication_date":"2017-10-04","ids":{"openalex":"https://openalex.org/W2762256361","doi":"https://doi.org/10.1109/tvlsi.2017.2748018","mag":"2762256361"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2748018","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2748018","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5074166946","display_name":"Jonathon Crandall Maga\u00f1a","orcid":null},"institutions":[{"id":"https://openalex.org/I82977932","display_name":"Cardinal Stritch University","ror":"https://ror.org/05nz57427","country_code":"US","type":"education","lineage":["https://openalex.org/I82977932"]},{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jonathon Magana","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin\u2013Madison, Madison, WI, USA","Department of Mathematics and Computer Science, Cardinal Stritch University, Milwaukee, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin\u2013Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]},{"raw_affiliation_string":"Department of Mathematics and Computer Science, Cardinal Stritch University, Milwaukee, WI, USA","institution_ids":["https://openalex.org/I82977932"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069028055","display_name":"Daohang Shi","orcid":null},"institutions":[{"id":"https://openalex.org/I66217453","display_name":"Cadence Design Systems (United States)","ror":"https://ror.org/04w8xa018","country_code":"US","type":"company","lineage":["https://openalex.org/I66217453"]},{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Daohang Shi","raw_affiliation_strings":["Cadence Design Systems, Inc., San Jose, CA, USA","Department of Electrical and Computer Engineering, University of Wisconsin\u2013Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Cadence Design Systems, Inc., San Jose, CA, USA","institution_ids":["https://openalex.org/I66217453"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin\u2013Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008041651","display_name":"Jackson Melchert","orcid":"https://orcid.org/0000-0002-8232-1603"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jackson Melchert","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin\u2013Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin\u2013Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5072204999","display_name":"Azadeh Davoodi","orcid":"https://orcid.org/0000-0001-5213-2556"},"institutions":[{"id":"https://openalex.org/I135310074","display_name":"University of Wisconsin\u2013Madison","ror":"https://ror.org/01y2jtd41","country_code":"US","type":"education","lineage":["https://openalex.org/I135310074"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Azadeh Davoodi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Wisconsin\u2013Madison, Madison, WI, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Wisconsin\u2013Madison, Madison, WI, USA","institution_ids":["https://openalex.org/I135310074"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5074166946"],"corresponding_institution_ids":["https://openalex.org/I135310074","https://openalex.org/I82977932"],"apc_list":null,"apc_paid":null,"fwci":3.6051,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.94618407,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"25","issue":"12","first_page":"3406","last_page":"3419"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9577000141143799,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6877977252006531},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6757405400276184},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6068257093429565},{"id":"https://openalex.org/keywords/key","display_name":"Key (lock)","score":0.5374029278755188},{"id":"https://openalex.org/keywords/layer","display_name":"Layer (electronics)","score":0.5226821303367615},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5114690065383911},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.5087717175483704},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4616609215736389},{"id":"https://openalex.org/keywords/reverse-engineering","display_name":"Reverse engineering","score":0.4536761939525604},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.43072229623794556},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.41348016262054443},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3441069722175598},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2678736448287964},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.18418458104133606},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.13038474321365356},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12257549166679382},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.09313613176345825},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08750265836715698}],"concepts":[{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6877977252006531},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6757405400276184},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6068257093429565},{"id":"https://openalex.org/C26517878","wikidata":"https://www.wikidata.org/wiki/Q228039","display_name":"Key (lock)","level":2,"score":0.5374029278755188},{"id":"https://openalex.org/C2779227376","wikidata":"https://www.wikidata.org/wiki/Q6505497","display_name":"Layer (electronics)","level":2,"score":0.5226821303367615},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5114690065383911},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.5087717175483704},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4616609215736389},{"id":"https://openalex.org/C207850805","wikidata":"https://www.wikidata.org/wiki/Q269608","display_name":"Reverse engineering","level":2,"score":0.4536761939525604},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.43072229623794556},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.41348016262054443},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3441069722175598},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2678736448287964},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.18418458104133606},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.13038474321365356},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12257549166679382},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.09313613176345825},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08750265836715698},{"id":"https://openalex.org/C159985019","wikidata":"https://www.wikidata.org/wiki/Q181790","display_name":"Composite material","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2748018","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2748018","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1547478380","https://openalex.org/W1583151409","https://openalex.org/W1952517978","https://openalex.org/W1976955200","https://openalex.org/W1982691824","https://openalex.org/W1982924274","https://openalex.org/W1992787530","https://openalex.org/W1992964615","https://openalex.org/W1999944043","https://openalex.org/W2043643711","https://openalex.org/W2053902150","https://openalex.org/W2092545762","https://openalex.org/W2093405763","https://openalex.org/W2099101940","https://openalex.org/W2112173236","https://openalex.org/W2133560740","https://openalex.org/W2140904634","https://openalex.org/W2161998562","https://openalex.org/W2400313174","https://openalex.org/W2404942596","https://openalex.org/W3152105119","https://openalex.org/W4234937017","https://openalex.org/W4298133010","https://openalex.org/W6641116602"],"related_works":["https://openalex.org/W2127180614","https://openalex.org/W4235531327","https://openalex.org/W1603115038","https://openalex.org/W1964344619","https://openalex.org/W2163233359","https://openalex.org/W2097998432","https://openalex.org/W4238466892","https://openalex.org/W2177095534","https://openalex.org/W4249446840","https://openalex.org/W2152234461"],"abstract_inverted_index":{"Split":[0],"manufacturing":[1,7,25,38],"is":[2,39],"a":[3,20,32,73,79,95,151,159,169,184,192,195],"technique":[4],"that":[5,150],"allows":[6],"the":[8,27,43,49,56,61,67,82,118,178,208],"transistor-level":[9],"and":[10,87,110,141],"lower":[11,62],"metal":[12,29,51,139],"layers":[13,30,140],"of":[14,69,97,134,173],"an":[15],"integrated":[16],"circuit":[17],"(IC)":[18],"at":[19,31,81,194],"high-end,":[21],"untrusted":[22,44,83],"foundry,":[23],"while":[24],"only":[26,40],"higher":[28,50],"smaller,":[33],"trusted":[34],"foundry.":[35,84],"Using":[36],"split":[37,197],"viable":[41],"if":[42],"foundry":[45],"cannot":[46],"reverse":[47,77,213],"engineer":[48,78],"layer":[52],"connections":[53],"(and":[54],"thus":[55],"overall":[57],"IC":[58],"design)":[59],"from":[60],"layers.":[63],"This":[64],"paper":[65],"studies":[66,127],"effectiveness":[68],"proximity":[70,90,155],"attack":[71,156,167],"as":[72,122],"key":[74],"step":[75],"to":[76,186,206,210],"design":[80,193],"We":[85],"propose":[86,183],"study":[88],"different":[89],"attacks":[91,106],"based":[92,129],"on":[93,130],"how":[94],"set":[96],"candidates":[98,174],"are":[99,128],"defined":[100],"for":[101],"each":[102],"broken":[103],"connection.":[104],"The":[105],"use":[107],"both":[108],"placement":[109],"routing":[111,124,189],"information":[112],"along":[113],"with":[114],"factors":[115],"which":[116,175],"capture":[117],"router's":[119],"behavior":[120],"such":[121],"per-layer":[123],"congestion.":[125],"Our":[126,147],"designs":[131],"having":[132],"millions":[133],"nets":[135],"routed":[136],"across":[137],"nine":[138],"significant":[142],"layer-by-layer":[143],"wire":[144],"size":[145],"variation.":[146],"results":[148],"show":[149],"common,":[152],"Hamming":[153],"distance-based":[154],"seldom":[157],"achieves":[158],"match":[160],"rate":[161],"over":[162],"5%.":[163],"But":[164],"our":[165],"proposed":[166],"yields":[168],"relatively":[170],"small":[171],"list":[172],"often":[176],"contains":[177],"correct":[179],"match.":[180],"Finally,":[181],"we":[182],"procedure":[185],"artificially":[187],"insert":[188],"blockages":[190],"in":[191,204],"desired":[196],"level,":[198],"without":[199],"causing":[200],"any":[201],"area":[202],"overhead,":[203],"order":[205],"trick":[207],"router":[209],"make":[211],"proximity-based":[212],"engineering":[214],"significantly":[215],"more":[216],"challenging.":[217]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":6},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":7}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}