{"id":"https://openalex.org/W2746351350","doi":"https://doi.org/10.1109/tvlsi.2017.2735299","title":"Exposing Approximate Computing Optimizations at Different Levels: From Behavioral to Gate-Level","display_name":"Exposing Approximate Computing Optimizations at Different Levels: From Behavioral to Gate-Level","publication_year":2017,"publication_date":"2017-08-17","ids":{"openalex":"https://openalex.org/W2746351350","doi":"https://doi.org/10.1109/tvlsi.2017.2735299","mag":"2746351350"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2735299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2735299","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101819650","display_name":"Siyuan Xu","orcid":"https://orcid.org/0000-0001-6239-6774"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Siyuan Xu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":"https://orcid.org/0000-0001-6239-6774","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5064356970","display_name":"Benjamin Carri\u00f3n Sch\u00e4fer","orcid":"https://orcid.org/0000-0002-4755-6503"},"institutions":[{"id":"https://openalex.org/I162577319","display_name":"The University of Texas at Dallas","ror":"https://ror.org/049emcs32","country_code":"US","type":"education","lineage":["https://openalex.org/I162577319"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Benjamin Carrion Schafer","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Texas at Dallas, Richardson, TX, USA","institution_ids":["https://openalex.org/I162577319"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I162577319"],"apc_list":null,"apc_paid":null,"fwci":3.6609,"has_fulltext":false,"cited_by_count":58,"citation_normalized_percentile":{"value":0.93664908,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"25","issue":"11","first_page":"3077","last_page":"3088"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7854212522506714},{"id":"https://openalex.org/keywords/abstraction","display_name":"Abstraction","score":0.6704773902893066},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6209839582443237},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.6034868955612183},{"id":"https://openalex.org/keywords/workload","display_name":"Workload","score":0.5677697658538818},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5028347373008728},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4989042282104492},{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.45575207471847534},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.44177931547164917},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.42809727787971497},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33612290024757385},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.19815874099731445}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7854212522506714},{"id":"https://openalex.org/C124304363","wikidata":"https://www.wikidata.org/wiki/Q673661","display_name":"Abstraction","level":2,"score":0.6704773902893066},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6209839582443237},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.6034868955612183},{"id":"https://openalex.org/C2778476105","wikidata":"https://www.wikidata.org/wiki/Q628539","display_name":"Workload","level":2,"score":0.5677697658538818},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5028347373008728},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4989042282104492},{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.45575207471847534},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.44177931547164917},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.42809727787971497},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33612290024757385},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.19815874099731445},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.0},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2735299","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2735299","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1974078116","https://openalex.org/W1986192284","https://openalex.org/W1999890536","https://openalex.org/W2034270503","https://openalex.org/W2044235194","https://openalex.org/W2045294186","https://openalex.org/W2073643731","https://openalex.org/W2076536455","https://openalex.org/W2088055313","https://openalex.org/W2095858451","https://openalex.org/W2104578404","https://openalex.org/W2106484393","https://openalex.org/W2114837206","https://openalex.org/W2140145164","https://openalex.org/W2169505706","https://openalex.org/W2244005500","https://openalex.org/W2244803248","https://openalex.org/W2253595223","https://openalex.org/W2265166184","https://openalex.org/W2482246557","https://openalex.org/W2509971597","https://openalex.org/W2516601925","https://openalex.org/W3141620748","https://openalex.org/W3147234326","https://openalex.org/W4230979891","https://openalex.org/W4234974086","https://openalex.org/W4236363946","https://openalex.org/W4244112173","https://openalex.org/W4247431052","https://openalex.org/W4249697915","https://openalex.org/W6677490153","https://openalex.org/W6680702329"],"related_works":["https://openalex.org/W17155033","https://openalex.org/W3207760230","https://openalex.org/W1496222301","https://openalex.org/W1590307681","https://openalex.org/W2536018345","https://openalex.org/W4312814274","https://openalex.org/W4285370786","https://openalex.org/W2296488620","https://openalex.org/W2358353312","https://openalex.org/W2353836703"],"abstract_inverted_index":{"Many":[0],"classes":[1],"of":[2,49,102],"applications":[3],"exhibit":[4],"significant":[5],"tolerance":[6],"to":[7,27,45,82,138],"inaccuracies":[8,23],"in":[9,95,167],"their":[10],"computations.":[11],"Some":[12],"examples":[13],"include":[14],"image":[15],"processing,":[16],"multimedia":[17],"applications,":[18],"and":[19,35,116,132,151,159],"machine":[20],"learning.":[21],"These":[22],"can":[24,148,160],"be":[25],"exploited":[26],"build":[28],"circuits":[29,105],"with":[30,156,169],"smaller":[31],"area,":[32],"lower":[33],"power,":[34],"higher":[36],"performance.":[37],"Most":[38],"previous":[39,157],"work":[40,124,158],"restricts":[41],"the":[42,54,100,103,107,117,139],"approximate":[43,89,104],"optimizations":[44,74],"a":[46,61,112,127],"particular":[47,79,113],"level":[48],"abstraction":[50],"or":[51],"step":[52],"within":[53],"VLSI":[55],"process.":[56],"This":[57],"paper":[58,71],"shows":[59],"that":[60,133,144],"combined":[62],"multilevel":[63],"approach":[64],"is":[65,91,109,136],"far":[66],"more":[67,152,165],"superior.":[68],"Thus,":[69],"this":[70,96,134],"exploits":[72],"different":[73],"visible":[75],"only":[76],"at":[77],"each":[78],"level,":[80],"leading":[81],"better":[83,150],"results":[84],"than":[85],"single-level":[86],"methods.":[87],"Moreover,":[88],"computing":[90],"highly":[92],"data-dependent.":[93],"Therefore,":[94],"paper,":[97],"we":[98],"study":[99],"stability":[101],"when":[106],"circuit":[108],"optimized":[110],"for":[111],"data":[114,130],"distribution":[115,131,135],"final":[118,140],"workload":[119],"differs":[120],"from":[121],"it.":[122],"Previous":[123],"mainly":[125],"considers":[126],"single":[128],"input":[129],"equal":[137],"workload.":[141],"Results":[142],"show":[143],"our":[145],"proposed":[146],"method":[147],"find":[149],"optimal":[153],"configurations":[154],"compared":[155],"achieve":[161],"circuits,":[162],"which":[163],"are":[164],"robust":[166],"environments":[168],"dynamic":[170],"workloads.":[171]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":6},{"year":2022,"cited_by_count":6},{"year":2021,"cited_by_count":13},{"year":2020,"cited_by_count":11},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}