{"id":"https://openalex.org/W2749738834","doi":"https://doi.org/10.1109/tvlsi.2017.2734685","title":"Design of Reliable SoCs With BIST Hardware and Machine Learning","display_name":"Design of Reliable SoCs With BIST Hardware and Machine Learning","publication_year":2017,"publication_date":"2017-08-15","ids":{"openalex":"https://openalex.org/W2749738834","doi":"https://doi.org/10.1109/tvlsi.2017.2734685","mag":"2749738834"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2734685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2734685","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Mehdi Sadi","orcid":"https://orcid.org/0000-0002-9820-3695"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mehdi Sadi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":"https://orcid.org/0000-0002-9820-3695","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091165080","display_name":"Gustavo K. Contreras","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gustavo K. Contreras","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101859289","display_name":"Jifeng Chen","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jifeng Chen","raw_affiliation_strings":["NXP Semiconductors, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084205383","display_name":"LeRoy Winemberg","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"LeRoy Winemberg","raw_affiliation_strings":["NXP Semiconductors, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Austin, TX, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073054890","display_name":"Mark Tehranipoor","orcid":"https://orcid.org/0000-0003-4699-3231"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Tehranipoor","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":{"value":2645,"currency":"USD","value_usd":2645},"apc_paid":null,"fwci":1.3772,"has_fulltext":false,"cited_by_count":21,"citation_normalized_percentile":{"value":0.83035108,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"25","issue":"11","first_page":"3237","last_page":"3250"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.7435253858566284},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6804494857788086},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6398969292640686},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5883203744888306},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5335655212402344},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4886510670185089},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.47557225823402405},{"id":"https://openalex.org/keywords/field","display_name":"Field (mathematics)","score":0.4631222188472748},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.423414021730423},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.41708946228027344},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.4139353930950165},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3568015694618225},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3230575919151306},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23834586143493652},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.19986513257026672},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.06607908010482788}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.7435253858566284},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6804494857788086},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6398969292640686},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5883203744888306},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5335655212402344},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4886510670185089},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.47557225823402405},{"id":"https://openalex.org/C9652623","wikidata":"https://www.wikidata.org/wiki/Q190109","display_name":"Field (mathematics)","level":2,"score":0.4631222188472748},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.423414021730423},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.41708946228027344},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.4139353930950165},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3568015694618225},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3230575919151306},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23834586143493652},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.19986513257026672},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.06607908010482788},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C202444582","wikidata":"https://www.wikidata.org/wiki/Q837863","display_name":"Pure mathematics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2734685","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2734685","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.47999998927116394}],"awards":[{"id":"https://openalex.org/G4778709135","display_name":"A Multi-Level Test Approach for Improving Reliability and Performance of Nanometer Technology Designs","funder_award_id":"1565404","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":38,"referenced_works":["https://openalex.org/W1533965610","https://openalex.org/W1539077232","https://openalex.org/W1676820704","https://openalex.org/W1933730508","https://openalex.org/W1965293394","https://openalex.org/W1973666101","https://openalex.org/W2021389045","https://openalex.org/W2025340565","https://openalex.org/W2039818127","https://openalex.org/W2053583969","https://openalex.org/W2065425900","https://openalex.org/W2075060462","https://openalex.org/W2086923945","https://openalex.org/W2095665333","https://openalex.org/W2095754347","https://openalex.org/W2098417235","https://openalex.org/W2112076978","https://openalex.org/W2143821614","https://openalex.org/W2147968017","https://openalex.org/W2155105016","https://openalex.org/W2160047208","https://openalex.org/W2179420095","https://openalex.org/W2508369770","https://openalex.org/W2525733921","https://openalex.org/W2526217375","https://openalex.org/W2537914985","https://openalex.org/W2568042497","https://openalex.org/W2911964244","https://openalex.org/W2912934387","https://openalex.org/W2998216295","https://openalex.org/W4212883601","https://openalex.org/W4285719527","https://openalex.org/W6631895641","https://openalex.org/W6676769703","https://openalex.org/W6682604484","https://openalex.org/W6685557184","https://openalex.org/W6727924186","https://openalex.org/W7066667914"],"related_works":["https://openalex.org/W2104478015","https://openalex.org/W4230343699","https://openalex.org/W2091533492","https://openalex.org/W2082561435","https://openalex.org/W1588361197","https://openalex.org/W1958365305","https://openalex.org/W4319302805","https://openalex.org/W1991935474","https://openalex.org/W2104500005","https://openalex.org/W2154529098"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3],"novel":[4],"framework":[5,95],"is":[6],"presented":[7],"for":[8,93],"designing":[9],"lifetime-reliable":[10],"SoCs":[11],"with":[12],"self-adaptation":[13],"capability":[14],"against":[15],"aging-induced":[16],"degradation.":[17],"The":[18,87],"proposed":[19,102],"flow":[20,103],"utilizes":[21],"the":[22,40,44,67,74,82,94,109],"existing":[23],"logic":[24],"built-in-self-test":[25],"(LBIST)":[26],"hardware,":[27],"and":[28,66,78,89,108],"software":[29],"implemented":[30,100],"machine":[31],"learning":[32],"predictor":[33],"to":[34,38,60],"activate":[35,61],"appropriate":[36],"countermeasures":[37],"remedy":[39],"wear":[41],"out":[42],"in":[43,72],"field.":[45],"Using":[46],"an":[47],"innovative":[48],"method,":[49],"we":[50],"convert":[51],"ATPG-generated":[52],"transition":[53],"delay":[54],"test":[55,90],"patterns":[56,59],"into":[57],"LBIST":[58],"high-usage":[62],"critical/near-critical":[63],"paths":[64],"in-field,":[65],"corresponding":[68],"responses":[69],"are":[70,96],"utilized":[71],"developing":[73],"predictor.":[75],"A":[76],"gate-overlap":[77],"path-delay-aware":[79],"algorithm":[80],"selects":[81],"optimum":[83],"set":[84],"of":[85],"patterns.":[86],"area":[88],"time":[91],"overhead":[92],"very":[97],"low.":[98],"We":[99],"our":[101],"on":[104],"SoC":[105],"benchmark":[106],"designs,":[107],"results":[110],"demonstrated":[111],"its":[112],"efficacy.":[113]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-08-21T09:56:20.448147","created_date":"2025-10-10T00:00:00"}