{"id":"https://openalex.org/W2743823487","doi":"https://doi.org/10.1109/tvlsi.2017.2731262","title":"Achieving Theoretical Limit of SFDR in Pipelined ADCs","display_name":"Achieving Theoretical Limit of SFDR in Pipelined ADCs","publication_year":2017,"publication_date":"2017-08-08","ids":{"openalex":"https://openalex.org/W2743823487","doi":"https://doi.org/10.1109/tvlsi.2017.2731262","mag":"2743823487"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2731262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2731262","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081911859","display_name":"Vineeth Sarma","orcid":"https://orcid.org/0000-0003-4053-5678"},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Vineeth Sarma","raw_affiliation_strings":["Amrita University, Amritapuri, India","Analog Devices Pvt., Ltd., Bengaluru, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Amrita University, Amritapuri, India","institution_ids":["https://openalex.org/I81556334"]},{"raw_affiliation_string":"Analog Devices Pvt., Ltd., Bengaluru, India","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006659349","display_name":"Chithira Ravi","orcid":null},"institutions":[{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Chithira Ravi","raw_affiliation_strings":["Amrita University, Amritapuri, India","Giga Micro Semiconductors Pvt., Ltd., Coimbatore, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Amrita University, Amritapuri, India","institution_ids":["https://openalex.org/I81556334"]},{"raw_affiliation_string":"Giga Micro Semiconductors Pvt., Ltd., Coimbatore, India","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075623958","display_name":"Bibhu Datta Sahoo","orcid":"https://orcid.org/0000-0002-3563-9096"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]},{"id":"https://openalex.org/I81556334","display_name":"Amrita Vishwa Vidyapeetham","ror":"https://ror.org/03am10p12","country_code":"IN","type":"education","lineage":["https://openalex.org/I81556334"]}],"countries":["IN","US"],"is_corresponding":false,"raw_author_name":"Bibhu Datta Sahoo","raw_affiliation_strings":["Amrita University, Amritapuri, India","University of Illinois at Urbana\u2013Champaign, Champaign, IL, USA"],"raw_orcid":"https://orcid.org/0000-0002-3563-9096","affiliations":[{"raw_affiliation_string":"Amrita University, Amritapuri, India","institution_ids":["https://openalex.org/I81556334"]},{"raw_affiliation_string":"University of Illinois at Urbana\u2013Champaign, Champaign, IL, USA","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1313,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.48625475,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":"11","first_page":"3175","last_page":"3185"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11992","display_name":"CCD and CMOS Imaging Sensors","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/spurious-free-dynamic-range","display_name":"Spurious-free dynamic range","score":0.9909731149673462},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.6776096224784851},{"id":"https://openalex.org/keywords/dither","display_name":"Dither","score":0.6732422113418579},{"id":"https://openalex.org/keywords/dynamic-range","display_name":"Dynamic range","score":0.5906436443328857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5747919678688049},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.532044529914856},{"id":"https://openalex.org/keywords/linearity","display_name":"Linearity","score":0.5319469571113586},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.5041681528091431},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.49611911177635193},{"id":"https://openalex.org/keywords/calibration","display_name":"Calibration","score":0.4440474510192871},{"id":"https://openalex.org/keywords/switched-capacitor","display_name":"Switched capacitor","score":0.4402036964893341},{"id":"https://openalex.org/keywords/noise-shaping","display_name":"Noise shaping","score":0.331337571144104},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2510695159435272},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19824877381324768},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.09283244609832764},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.0884130597114563}],"concepts":[{"id":"https://openalex.org/C119293636","wikidata":"https://www.wikidata.org/wiki/Q657480","display_name":"Spurious-free dynamic range","level":3,"score":0.9909731149673462},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.6776096224784851},{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.6732422113418579},{"id":"https://openalex.org/C87133666","wikidata":"https://www.wikidata.org/wiki/Q1161699","display_name":"Dynamic range","level":2,"score":0.5906436443328857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5747919678688049},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.532044529914856},{"id":"https://openalex.org/C77170095","wikidata":"https://www.wikidata.org/wiki/Q1753188","display_name":"Linearity","level":2,"score":0.5319469571113586},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.5041681528091431},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.49611911177635193},{"id":"https://openalex.org/C165838908","wikidata":"https://www.wikidata.org/wiki/Q736777","display_name":"Calibration","level":2,"score":0.4440474510192871},{"id":"https://openalex.org/C103357873","wikidata":"https://www.wikidata.org/wiki/Q572656","display_name":"Switched capacitor","level":4,"score":0.4402036964893341},{"id":"https://openalex.org/C9083635","wikidata":"https://www.wikidata.org/wiki/Q2133535","display_name":"Noise shaping","level":2,"score":0.331337571144104},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2510695159435272},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19824877381324768},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.09283244609832764},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.0884130597114563},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2731262","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2731262","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.6700000166893005}],"awards":[],"funders":[{"id":"https://openalex.org/F4320309065","display_name":"Analog Devices","ror":"https://ror.org/01545pm61"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W74340201","https://openalex.org/W1565783758","https://openalex.org/W1568895036","https://openalex.org/W1960440407","https://openalex.org/W1967180561","https://openalex.org/W1984039448","https://openalex.org/W2001968606","https://openalex.org/W2007472976","https://openalex.org/W2071761885","https://openalex.org/W2100180176","https://openalex.org/W2109289538","https://openalex.org/W2110293217","https://openalex.org/W2113158412","https://openalex.org/W2135618711","https://openalex.org/W2140351762","https://openalex.org/W2153840730","https://openalex.org/W2153957754","https://openalex.org/W2158827048","https://openalex.org/W2162628687","https://openalex.org/W6603036074"],"related_works":["https://openalex.org/W2359588884","https://openalex.org/W2082107524","https://openalex.org/W4390187725","https://openalex.org/W2005714378","https://openalex.org/W2137197505","https://openalex.org/W2098358062","https://openalex.org/W2111253223","https://openalex.org/W1515901614","https://openalex.org/W2944097897","https://openalex.org/W2128532631"],"abstract_inverted_index":{"In":[0],"pipelined":[1,59,86],"analog-to-digital":[2],"converters":[3],"(ADCs),":[4],"the":[5,17,21,46,63,130],"spurious":[6],"free":[7],"dynamic":[8],"range":[9],"(SFDR)":[10],"and":[11,24,49,78],"signal-to-noise":[12],"ratio":[13],"depend":[14],"strongly":[15],"on":[16],"precision":[18],"with":[19,53,105],"which":[20,41],"interstage":[22,47],"gain":[23,48],"capacitor":[25,50],"mismatch":[26,51],"terms":[27],"are":[28],"estimated":[29],"using":[30,76,129],"digital":[31],"calibration":[32,39],"techniques.":[33],"This":[34],"paper":[35],"introduces":[36],"a":[37],"dithering-based":[38],"technique,":[40],"facilitates":[42],"accurate":[43],"estimation":[44],"of":[45,124],"term":[52],"minimal":[54],"hardware":[55],"overhead,":[56],"thus":[57],"realizing":[58],"ADCs":[60],"that":[61,108],"achieve":[62],"theoretical":[64],"maximum":[65],"SFDR.":[66],"The":[67,100],"proposed":[68,131],"technique":[69],"is":[70],"validated":[71],"both":[72],"at":[73,80,89],"system":[74],"level":[75],"MATLAB":[77],"then":[79],"circuit":[81],"level.":[82],"A":[83],"prototype":[84,101],"12-bit":[85,102],"ADC":[87,103],"operating":[88],"500":[90],"MHz":[91],"was":[92],"designed":[93],"in":[94],"55-nm":[95],"global":[96],"foundry":[97],"LP-CMOS":[98],"process.":[99],"realized":[104],"op":[106],"amp":[107],"have":[109],"open-loop":[110],"gains":[111],"as":[112,114],"low":[113],"54":[115],"dB,":[116],"but":[117],"linearity":[118],"\u2248100":[119],"dB":[120,126],"achieves":[121],"an":[122],"SFDR":[123],"100.13":[125],"when":[127],"calibrated":[128],"technique.":[132]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}