{"id":"https://openalex.org/W2740324036","doi":"https://doi.org/10.1109/tvlsi.2017.2729587","title":"Logic Design Partitioning for Stacked Power Domains","display_name":"Logic Design Partitioning for Stacked Power Domains","publication_year":2017,"publication_date":"2017-08-01","ids":{"openalex":"https://openalex.org/W2740324036","doi":"https://doi.org/10.1109/tvlsi.2017.2729587","mag":"2740324036"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2729587","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2729587","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5041440592","display_name":"Kristof Blutman","orcid":"https://orcid.org/0000-0002-3643-5810"},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"Kristof Blutman","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, AG, The Netherlands"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, AG, The Netherlands","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035269528","display_name":"Hamed Fatemi","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Hamed Fatemi","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, AG, The Netherlands"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, AG, The Netherlands","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112059852","display_name":"Ajay Kapoor","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Ajay Kapoor","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, AG, The Netherlands"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, AG, The Netherlands","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073558386","display_name":"Andrew B. Kahng","orcid":"https://orcid.org/0000-0002-4490-5018"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew B. Kahng","raw_affiliation_strings":["University of California at San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California at San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100454287","display_name":"Jiajia Li","orcid":"https://orcid.org/0000-0002-3420-9764"},"institutions":[{"id":"https://openalex.org/I36258959","display_name":"University of California San Diego","ror":"https://ror.org/0168r3w48","country_code":"US","type":"education","lineage":["https://openalex.org/I36258959"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jiajia Li","raw_affiliation_strings":["University of California at San Diego, La Jolla, CA, USA"],"affiliations":[{"raw_affiliation_string":"University of California at San Diego, La Jolla, CA, USA","institution_ids":["https://openalex.org/I36258959"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5050945839","display_name":"Jos\u00e9 Pineda de Gyvez","orcid":"https://orcid.org/0000-0002-0723-7065"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Jose Pineda de Gyvez","raw_affiliation_strings":["NXP Semiconductors, Eindhoven, AG, The Netherlands"],"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Eindhoven, AG, The Netherlands","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5041440592"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3142,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.81987101,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"25","issue":"11","first_page":"3045","last_page":"3056"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.6138671636581421},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6110485792160034},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.562576413154602},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5156063437461853},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5068474411964417},{"id":"https://openalex.org/keywords/domain","display_name":"Domain (mathematical analysis)","score":0.4836893677711487},{"id":"https://openalex.org/keywords/power-domains","display_name":"Power domains","score":0.4670625627040863},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.42733511328697205},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.41752564907073975},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.38827818632125854},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.35032933950424194},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3406340479850769},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24844607710838318},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.22309905290603638},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1755191683769226},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.14746356010437012},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.11688995361328125},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11633756756782532}],"concepts":[{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.6138671636581421},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6110485792160034},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.562576413154602},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5156063437461853},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5068474411964417},{"id":"https://openalex.org/C36503486","wikidata":"https://www.wikidata.org/wiki/Q11235244","display_name":"Domain (mathematical analysis)","level":2,"score":0.4836893677711487},{"id":"https://openalex.org/C16021271","wikidata":"https://www.wikidata.org/wiki/Q17152552","display_name":"Power domains","level":3,"score":0.4670625627040863},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.42733511328697205},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.41752564907073975},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.38827818632125854},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.35032933950424194},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3406340479850769},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24844607710838318},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.22309905290603638},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1755191683769226},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.14746356010437012},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.11688995361328125},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11633756756782532},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/tvlsi.2017.2729587","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2729587","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:pure.tue.nl:openaire_cris_publications/a8b34f1b-7dd2-4ae4-9adf-91c57a1e05a7","is_oa":false,"landing_page_url":"https://research.tue.nl/en/publications/a8b34f1b-7dd2-4ae4-9adf-91c57a1e05a7","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Blutman, K, Fatemi, H, Kapoor, A, Kahng, A B, Li, J & de Gyvez, J P 2017, 'Logic design partitioning for stacked power domains', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 11, 7999260, pp. 3045-3056. https://doi.org/10.1109/TVLSI.2017.2729587","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:899504","is_oa":false,"landing_page_url":"http://library.tue.nl/csp/dare/LinkToRepository.csp?recordnumber=899504","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1063-8210","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:library.tue.nl:899504","is_oa":false,"landing_page_url":"http://repository.tue.nl/899504","pdf_url":null,"source":{"id":"https://openalex.org/S4406923046","display_name":"TU/e Research Portal (Eindhoven University of Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISSN:1063-8210","raw_type":"Article / Letter to the editor"},{"id":"pmh:oai:pure.tue.nl:publications/a8b34f1b-7dd2-4ae4-9adf-91c57a1e05a7","is_oa":false,"landing_page_url":"http://www.scopus.com/inward/record.url?scp=85028986368&partnerID=8YFLogxK","pdf_url":null,"source":{"id":"https://openalex.org/S4406922641","display_name":"TU/e Research Portal","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Blutman, K, Fatemi, H, Kapoor, A, Kahng, A B, Li, J & de Gyvez, J P 2017, 'Logic design partitioning for stacked power domains', IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 25, no. 11, 7999260, pp. 3045-3056. https://doi.org/10.1109/TVLSI.2017.2729587","raw_type":"info:eu-repo/semantics/publishedVersion"},{"id":"pmh:tue:oai:pure.tue.nl:publications/a8b34f1b-7dd2-4ae4-9adf-91c57a1e05a7","is_oa":false,"landing_page_url":"https://research.tue.nl/nl/publications/a8b34f1b-7dd2-4ae4-9adf-91c57a1e05a7","pdf_url":null,"source":{"id":"https://openalex.org/S4306401843","display_name":"Data Archiving and Networked Services (DANS)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1322597698","host_organization_name":"Royal Netherlands Academy of Arts and Sciences","host_organization_lineage":["https://openalex.org/I1322597698"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 25(11):7999260, 3045 - 3056. Institute of Electrical and Electronics Engineers","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W1594272875","https://openalex.org/W1602984176","https://openalex.org/W1967747638","https://openalex.org/W1967800299","https://openalex.org/W1984283136","https://openalex.org/W1985123706","https://openalex.org/W1998529322","https://openalex.org/W2007480409","https://openalex.org/W2010346244","https://openalex.org/W2019971949","https://openalex.org/W2024283281","https://openalex.org/W2044997090","https://openalex.org/W2069440513","https://openalex.org/W2070232376","https://openalex.org/W2095117703","https://openalex.org/W2109220922","https://openalex.org/W2110721922","https://openalex.org/W2115762048","https://openalex.org/W2118017427","https://openalex.org/W2122405304","https://openalex.org/W2158695982","https://openalex.org/W2161455936","https://openalex.org/W2168908650","https://openalex.org/W2169060214","https://openalex.org/W2179287581","https://openalex.org/W2293783743","https://openalex.org/W2407951702","https://openalex.org/W2526897608","https://openalex.org/W2588313695","https://openalex.org/W4231734403","https://openalex.org/W4238906052","https://openalex.org/W4243467301","https://openalex.org/W4255476700","https://openalex.org/W6656175740","https://openalex.org/W6661402284","https://openalex.org/W6674354551","https://openalex.org/W6676809168","https://openalex.org/W6677530862","https://openalex.org/W6684805869","https://openalex.org/W6684948532","https://openalex.org/W6825713691"],"related_works":["https://openalex.org/W2149069958","https://openalex.org/W4247771894","https://openalex.org/W2008637670","https://openalex.org/W2020434689","https://openalex.org/W2138778793","https://openalex.org/W2012794591","https://openalex.org/W1995006535","https://openalex.org/W576646735","https://openalex.org/W2082343025","https://openalex.org/W2179231821"],"abstract_inverted_index":{"Energy":[0],"and":[1,26,62,112,126],"battery":[2,29,207],"lifetime":[3,208],"constraints":[4,52],"are":[5],"critical":[6],"challenges":[7],"to":[8,115,137,146,157,175,203],"IC":[9],"designs.":[10,80,91],"Stacked":[11],"power-domain":[12],"implementation,":[13],"which":[14,199],"connects":[15],"voltage":[16],"domains":[17,40,121,193],"in":[18,201],"series,":[19],"can":[20,58],"effectively":[21],"improve":[22,28],"power":[23,55,61,120,142,163],"delivery":[24],"efficiency":[25],"thus":[27],"lifetime.":[30],"However,":[31],"such":[32],"an":[33,86,94,167,187],"approach":[34],"requires":[35],"balanced":[36,123],"currents":[37],"between":[38],"different":[39],"across":[41,191],"multiple":[42,107],"operating":[43,108],"scenarios.":[44],"Furthermore,":[45],"level":[46,131,177],"shifter":[47],"insertion,":[48],"along":[49],"with":[50,122,179,194],"placement":[51,96,148],"imposed":[53],"by":[54],"domain":[56,143,164],"regions,":[57],"incur":[59],"significant":[60],"area":[63,160],"penalties.":[64],"To":[65],"the":[66,159],"best":[67],"of":[68,106,129,162],"our":[69,184],"knowledge,":[70],"no":[71],"existing":[72],"work":[73],"performs":[74],"subblock-level":[75],"partitioning":[76,102],"optimization":[77,87,174],"for":[78,89,140],"stackeddomain":[79],"In":[81,166],"this":[82],"paper,":[83],"we":[84,98,171],"present":[85],"framework":[88],"stacked-domain":[90],"Based":[92],"on":[93],"initial":[95],"solution,":[97],"apply":[99],"a":[100,153],"flow-based":[101],"that":[103],"is":[104],"aware":[105],"scenarios,":[109],"cell":[110],"placement,":[111],"timing-critical":[113],"paths":[114],"partition":[116],"cells":[117],"into":[118],"two":[119],"cross-domain":[124],"current":[125,189],"minimized":[127,180],"number":[128],"inserted":[130],"shifters.":[132],"We":[133],"further":[134],"propose":[135],"heuristics":[136],"define":[138],"regions":[139],"each":[141],"so":[144],"as":[145,150,152],"minimize":[147,158],"perturbation,":[149],"well":[151],"dynamic":[154],"programming-based":[155],"method":[156,185],"cost":[161],"generation.":[165],"updated":[168],"floor":[169],"plan,":[170],"perform":[172],"matching-based":[173],"insert":[176],"shifters":[178],"wirelength":[181],"penalty.":[182],"Overall,":[183],"achieves":[186],"excellent":[188],"balance":[190],"stacked":[192],"less":[195],"than":[196,205],"10%":[197],"discrepancy,":[198],"results":[200],"up":[202],"more":[204],"2\u00d7":[206],"improvements.":[209]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}