{"id":"https://openalex.org/W2737902658","doi":"https://doi.org/10.1109/tvlsi.2017.2724600","title":"Time-Domain Arithmetic Logic Unit With Built-In Interconnect","display_name":"Time-Domain Arithmetic Logic Unit With Built-In Interconnect","publication_year":2017,"publication_date":"2017-07-25","ids":{"openalex":"https://openalex.org/W2737902658","doi":"https://doi.org/10.1109/tvlsi.2017.2724600","mag":"2737902658"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2724600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2724600","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5056199839","display_name":"Fnu Aurangozeb","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Aurangozeb","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Alberta, Edmonton, AB, Canada"],"raw_orcid":"https://orcid.org/0000-0002-6159-9067","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5050103474","display_name":"AKM Delwar Hossain","orcid":"https://orcid.org/0000-0002-3765-9672"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"AKM Delwar Hossain","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Alberta, Edmonton, AB, Canada"],"raw_orcid":"https://orcid.org/0000-0002-3765-9672","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078795733","display_name":"Can Ni","orcid":"https://orcid.org/0009-0008-5118-8601"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Can Ni","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Alberta, Edmonton, AB, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046245873","display_name":"Quazi Sharar","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Quazi Sharar","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Alberta, Edmonton, AB, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5084099546","display_name":"Masum Hossain","orcid":"https://orcid.org/0000-0002-4118-9212"},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Masum Hossain","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Alberta, Edmonton, AB, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2924,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.59626399,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"25","issue":"10","first_page":"2828","last_page":"2841"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6641172766685486},{"id":"https://openalex.org/keywords/arithmetic-logic-unit","display_name":"Arithmetic logic unit","score":0.5778641104698181},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5635831952095032},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.5404963493347168},{"id":"https://openalex.org/keywords/encoder","display_name":"Encoder","score":0.5346001982688904},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5342884063720703},{"id":"https://openalex.org/keywords/time-domain","display_name":"Time domain","score":0.49645286798477173},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4485996663570404},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4061013460159302},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.20488497614860535},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18572324514389038}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6641172766685486},{"id":"https://openalex.org/C100276221","wikidata":"https://www.wikidata.org/wiki/Q192903","display_name":"Arithmetic logic unit","level":2,"score":0.5778641104698181},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5635831952095032},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.5404963493347168},{"id":"https://openalex.org/C118505674","wikidata":"https://www.wikidata.org/wiki/Q42586063","display_name":"Encoder","level":2,"score":0.5346001982688904},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5342884063720703},{"id":"https://openalex.org/C103824480","wikidata":"https://www.wikidata.org/wiki/Q185889","display_name":"Time domain","level":2,"score":0.49645286798477173},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4485996663570404},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4061013460159302},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.20488497614860535},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18572324514389038},{"id":"https://openalex.org/C31972630","wikidata":"https://www.wikidata.org/wiki/Q844240","display_name":"Computer vision","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2724600","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2724600","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1511741024","https://openalex.org/W2039610459","https://openalex.org/W2051660573","https://openalex.org/W2069743665","https://openalex.org/W2101004723","https://openalex.org/W2101597431","https://openalex.org/W2152144298","https://openalex.org/W2166670172","https://openalex.org/W2172010302","https://openalex.org/W2291643118","https://openalex.org/W2408182051","https://openalex.org/W6696939137"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W2170979950","https://openalex.org/W1900707063","https://openalex.org/W2112701087","https://openalex.org/W2129707489","https://openalex.org/W2134985346","https://openalex.org/W2151104031"],"abstract_inverted_index":{"This":[0,15],"paper":[1],"describes":[2],"a":[3],"low-power":[4],"1-GHz":[5],"4-bit":[6],"time-domain":[7,20,44,84],"arithmetic":[8],"logic":[9],"unit":[10],"(ALU)":[11],"targeting":[12],"hardware":[13],"accelerator.":[14],"ALU":[16],"relies":[17],"on":[18,23],"the":[19,43,50,61,79,82],"computation":[21,85],"based":[22],"digital-to-time":[24],"converter,":[25,30],"digitally":[26],"controlled":[27],"oscillator,":[28],"time-to-digital":[29],"and":[31,45,56,63,90,95],"successive":[32],"approximation":[33],"register":[34],"analog-to-digital":[35],"converter.":[36],"The":[37],"interconnect":[38],"bandwidth":[39],"limitation":[40],"addressed":[41],"by":[42,53],"voltage-domain":[46],"encoding":[47],"to":[48,78],"improve":[49],"spectrum":[51],"efficiency":[52],"8\u00d7.":[54],"Encoder":[55],"decoders":[57],"are":[58],"part":[59],"of":[60],"computation,":[62],"that":[64],"results":[65],"in":[66,70],"1GHz":[67],"operational":[68],"speed":[69],"65-nm":[71],"CMOS":[72],"consuming":[73],"17.75":[74],"mW":[75],"only.":[76],"Compared":[77],"conventional":[80],"approach,":[81],"proposed":[83],"achieves":[86],"significantly":[87],"lower":[88],"power":[89],"latency":[91],"for":[92],"similar":[93],"area":[94],"resolution.":[96]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}