{"id":"https://openalex.org/W2735056053","doi":"https://doi.org/10.1109/tvlsi.2017.2723475","title":"Fast Binary Counters Based on Symmetric Stacking","display_name":"Fast Binary Counters Based on Symmetric Stacking","publication_year":2017,"publication_date":"2017-07-14","ids":{"openalex":"https://openalex.org/W2735056053","doi":"https://doi.org/10.1109/tvlsi.2017.2723475","mag":"2735056053"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2723475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2723475","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081546735","display_name":"Christopher Fritz","orcid":"https://orcid.org/0000-0003-4531-0224"},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Christopher Fritz","raw_affiliation_strings":["Department of Electrical Engineering, State University of New York at Buffalo, Buffalo, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, State University of New York at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060682328","display_name":"Adly T. Fam","orcid":null},"institutions":[{"id":"https://openalex.org/I63190737","display_name":"University at Buffalo, State University of New York","ror":"https://ror.org/01y64my43","country_code":"US","type":"education","lineage":["https://openalex.org/I63190737"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Adly T. Fam","raw_affiliation_strings":["Department of Electrical Engineering, State University of New York at Buffalo, Buffalo, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, State University of New York at Buffalo, Buffalo, NY, USA","institution_ids":["https://openalex.org/I63190737"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5081546735"],"corresponding_institution_ids":["https://openalex.org/I63190737"],"apc_list":null,"apc_paid":null,"fwci":2.0449,"has_fulltext":false,"cited_by_count":75,"citation_normalized_percentile":{"value":0.8766128,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":100},"biblio":{"volume":"25","issue":"10","first_page":"2971","last_page":"2975"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xor-gate","display_name":"XOR gate","score":0.6542161107063293},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6378101706504822},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5992293357849121},{"id":"https://openalex.org/keywords/binary-number","display_name":"Binary number","score":0.5968940258026123},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.546831488609314},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.48876523971557617},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4638860821723938},{"id":"https://openalex.org/keywords/bit","display_name":"Bit (key)","score":0.4635917544364929},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.4543946087360382},{"id":"https://openalex.org/keywords/binary-tree","display_name":"Binary tree","score":0.43700680136680603},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.424998015165329},{"id":"https://openalex.org/keywords/bit-array","display_name":"Bit array","score":0.41895878314971924},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.41480255126953125},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.3452591896057129},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3397091031074524},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.27951186895370483},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.1983197033405304},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1790032982826233},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13028499484062195},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12847885489463806},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.11838927865028381}],"concepts":[{"id":"https://openalex.org/C28495749","wikidata":"https://www.wikidata.org/wiki/Q155516","display_name":"XOR gate","level":3,"score":0.6542161107063293},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6378101706504822},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5992293357849121},{"id":"https://openalex.org/C48372109","wikidata":"https://www.wikidata.org/wiki/Q3913","display_name":"Binary number","level":2,"score":0.5968940258026123},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.546831488609314},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.48876523971557617},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4638860821723938},{"id":"https://openalex.org/C117011727","wikidata":"https://www.wikidata.org/wiki/Q1278488","display_name":"Bit (key)","level":2,"score":0.4635917544364929},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.4543946087360382},{"id":"https://openalex.org/C197855036","wikidata":"https://www.wikidata.org/wiki/Q380172","display_name":"Binary tree","level":2,"score":0.43700680136680603},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.424998015165329},{"id":"https://openalex.org/C150807984","wikidata":"https://www.wikidata.org/wiki/Q1992074","display_name":"Bit array","level":3,"score":0.41895878314971924},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.41480255126953125},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.3452591896057129},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3397091031074524},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.27951186895370483},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.1983197033405304},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1790032982826233},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13028499484062195},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12847885489463806},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.11838927865028381},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C25197100","wikidata":"https://www.wikidata.org/wiki/Q890886","display_name":"Drilling","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2723475","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2723475","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W1587217691","https://openalex.org/W1983849809","https://openalex.org/W1994627436","https://openalex.org/W2011776703","https://openalex.org/W2055036380","https://openalex.org/W2102267685","https://openalex.org/W2111016924","https://openalex.org/W2132337134","https://openalex.org/W2135700290","https://openalex.org/W2136752682","https://openalex.org/W2138031427","https://openalex.org/W2154098113","https://openalex.org/W2273916326","https://openalex.org/W2285691248","https://openalex.org/W6675260779"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W2559769120","https://openalex.org/W4321449671","https://openalex.org/W2617564485","https://openalex.org/W2187118498","https://openalex.org/W2735056053"],"abstract_inverted_index":{"In":[0,74],"this":[1],"brief,":[2],"a":[3,25],"new":[4],"binary":[5,45],"counter":[6,49],"design":[7],"is":[8],"proposed.":[9],"It":[10],"uses":[11],"3-bit":[12,33],"stacking":[13],"circuits,":[14],"which":[15],"group":[16],"all":[17],"of":[18,32,61],"the":[19,56,77,99],"\u201c1\u201d":[20],"bits":[21],"together,":[22],"followed":[23],"by":[24],"novel":[26],"symmetric":[27],"method":[28],"to":[29,44],"combine":[30],"pairs":[31],"stacks":[34,40],"into":[35],"6-bit":[36],"stacks.":[37],"The":[38],"bit":[39],"are":[41,80],"then":[42],"converted":[43],"counts,":[46],"producing":[47],"6:3":[48],"circuits":[50],"with":[51,68],"no":[52],"xor":[53,62],"gates":[54,63],"on":[55],"critical":[57],"path.":[58],"This":[59],"avoidance":[60],"results":[64],"in":[65,102],"faster":[66,82],"designs":[67],"efficient":[69],"power":[70,91,112],"and":[71,87,111,116],"area":[72],"utilization.":[73],"VLSI":[75],"simulations,":[76],"proposed":[78,100],"counters":[79,86,101],"30%":[81],"than":[83,92],"existing":[84,103],"parallel":[85],"also":[88],"consume":[89],"less":[90],"other":[93],"higher":[94],"order":[95],"counters.":[96],"Additionally,":[97],"using":[98],"counter-based":[104],"Wallace":[105],"tree":[106],"multiplier":[107],"architectures":[108],"reduces":[109],"latency":[110],"consumption":[113],"for":[114],"64":[115],"128-bit":[117],"multipliers.":[118]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":12},{"year":2024,"cited_by_count":11},{"year":2023,"cited_by_count":16},{"year":2022,"cited_by_count":13},{"year":2021,"cited_by_count":8},{"year":2020,"cited_by_count":7},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3}],"updated_date":"2026-04-09T08:11:56.329763","created_date":"2025-10-10T00:00:00"}