{"id":"https://openalex.org/W2726285617","doi":"https://doi.org/10.1109/tvlsi.2017.2717844","title":"Embedded Deterministic Test Points","display_name":"Embedded Deterministic Test Points","publication_year":2017,"publication_date":"2017-07-03","ids":{"openalex":"https://openalex.org/W2726285617","doi":"https://doi.org/10.1109/tvlsi.2017.2717844","mag":"2726285617"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2717844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2717844","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055684153","display_name":"Cesar Acero","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Cesar Acero","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000218312","display_name":"D.B.I. Feltham","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Derek Feltham","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102984811","display_name":"Yingdi Liu","orcid":"https://orcid.org/0009-0000-9255-7305"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yingdi Liu","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Iowa, Iowa City, IA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Iowa, Iowa City, IA, USA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5060680839","display_name":"Elham Moghaddam","orcid":"https://orcid.org/0000-0001-8697-9544"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Elham Moghaddam","raw_affiliation_strings":["Mentor Graphics, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075158519","display_name":"Nilanjan Mukherjee","orcid":"https://orcid.org/0000-0001-6689-7525"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nilanjan Mukherjee","raw_affiliation_strings":["Mentor Graphics, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022661238","display_name":"M.J. Patyra","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Marek Patyra","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janusz Rajski","raw_affiliation_strings":["Mentor Graphics, Wilsonville, OR, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5077101123","display_name":"S.M. Reddy","orcid":"https://orcid.org/0000-0001-9208-8262"},"institutions":[{"id":"https://openalex.org/I126307644","display_name":"University of Iowa","ror":"https://ror.org/036jqmy94","country_code":"US","type":"education","lineage":["https://openalex.org/I126307644"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudhakar M. Reddy","raw_affiliation_strings":["Department of Electrical and Computer Engineering, The University of Iowa, Iowa City, IA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, The University of Iowa, Iowa City, IA, USA","institution_ids":["https://openalex.org/I126307644"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072675590","display_name":"Jerzy Tyszer","orcid":"https://orcid.org/0000-0001-9722-2344"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Jerzy Tyszer","raw_affiliation_strings":["Faculty of Electronics and Telecommunications, Pozna\u0144 University of Technology, Pozna\u0144, Poland"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronics and Telecommunications, Pozna\u0144 University of Technology, Pozna\u0144, Poland","institution_ids":["https://openalex.org/I46597724"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078225459","display_name":"Justyna Zawada","orcid":"https://orcid.org/0000-0002-1881-8164"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Justyna Zawada","raw_affiliation_strings":["Faculty of Electronics and Telecommunications, Pozna\u0144 University of Technology, Pozna\u0144, Poland"],"affiliations":[{"raw_affiliation_string":"Faculty of Electronics and Telecommunications, Pozna\u0144 University of Technology, Pozna\u0144, Poland","institution_ids":["https://openalex.org/I46597724"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":10,"corresponding_author_ids":["https://openalex.org/A5055684153"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":5.0959,"has_fulltext":false,"cited_by_count":46,"citation_normalized_percentile":{"value":0.96733086,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":97,"max":99},"biblio":{"volume":"25","issue":"10","first_page":"2949","last_page":"2961"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.993399977684021,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7671485543251038},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7377126812934875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6074844598770142},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5671243667602539},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4732297658920288},{"id":"https://openalex.org/keywords/test-method","display_name":"Test method","score":0.46355926990509033},{"id":"https://openalex.org/keywords/code-coverage","display_name":"Code coverage","score":0.44700008630752563},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.43493491411209106},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.41637760400772095},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.35543638467788696},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3398877680301666},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27174174785614014},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22222867608070374},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1656244695186615},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11464524269104004}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7671485543251038},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7377126812934875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6074844598770142},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5671243667602539},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4732297658920288},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.46355926990509033},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.44700008630752563},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.43493491411209106},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.41637760400772095},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.35543638467788696},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3398877680301666},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27174174785614014},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22222867608070374},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1656244695186615},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11464524269104004},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2717844","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2717844","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4099999964237213,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":33,"referenced_works":["https://openalex.org/W60738651","https://openalex.org/W1595368737","https://openalex.org/W1882684267","https://openalex.org/W1953724919","https://openalex.org/W1969318341","https://openalex.org/W1975748616","https://openalex.org/W1977294468","https://openalex.org/W2008990681","https://openalex.org/W2021645550","https://openalex.org/W2025145240","https://openalex.org/W2044020230","https://openalex.org/W2110019537","https://openalex.org/W2118133071","https://openalex.org/W2123831500","https://openalex.org/W2130429991","https://openalex.org/W2134427430","https://openalex.org/W2134593345","https://openalex.org/W2135627440","https://openalex.org/W2146356977","https://openalex.org/W2150555472","https://openalex.org/W2150895785","https://openalex.org/W2158014735","https://openalex.org/W2162874773","https://openalex.org/W2166253090","https://openalex.org/W2170907629","https://openalex.org/W2182814350","https://openalex.org/W2469798838","https://openalex.org/W2571386861","https://openalex.org/W3148523737","https://openalex.org/W4240277685","https://openalex.org/W6602482425","https://openalex.org/W6678723913","https://openalex.org/W6679754462"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W1991935474","https://openalex.org/W2021253405","https://openalex.org/W2091533492","https://openalex.org/W2323083271","https://openalex.org/W2802691720","https://openalex.org/W2535245920","https://openalex.org/W2147058777"],"abstract_inverted_index":{"There":[0],"is":[1,82],"mounting":[2],"evidence":[3],"that":[4,125],"automatic":[5],"test":[6,28,31,48,56,68,95,122,128,157],"pattern":[7,45],"generation":[8,69],"tools":[9],"capable":[10],"of":[11,17,54,74,102,112,139],"producing":[12],"tests":[13],"with":[14,120],"high":[15],"coverage":[16],"defects":[18],"occurring":[19],"in":[20,38,132],"the":[21,52,72,103,126,148,154],"large":[22],"semiconductor":[23],"nanometer":[24],"designs":[25,119],"unprecedentedly":[26],"inflate":[27],"sets":[29],"and":[30,47,61,106,144],"application":[32],"times.":[33],"A":[34],"design-for-test":[35],"technique":[36],"presented":[37],"this":[39],"paper":[40],"aims":[41],"at":[42],"reducing":[43],"deterministic":[44,156],"counts":[46],"data":[49],"volume":[50],"through":[51],"insertion":[53],"conflict-aware":[55,94],"points.":[57,96,114],"This":[58,81],"methodology":[59],"identifies":[60],"resolves":[62],"conflicts":[63],"across":[64],"internal":[65],"signals":[66],"allowing":[67],"to":[70,87,92],"increase":[71],"number":[73],"faults":[75],"targeted":[76],"by":[77,84,153],"a":[78,85],"single":[79],"pattern.":[80],"complemented":[83],"method":[86],"minimize":[88],"silicon":[89],"area":[90],"needed":[91],"implement":[93],"The":[97],"proposed":[98,127],"approach":[99],"takes":[100],"advantage":[101],"conflict":[104],"analysis":[105],"reuses":[107],"functional":[108],"flip-flops":[109],"as":[110],"drivers":[111],"control":[113],"Experimental":[115],"results":[116,151],"on":[117,134],"industrial":[118],"on-chip":[121],"compression":[123,141],"demonstrate":[124],"points":[129],"are":[130],"effective":[131],"achieving,":[133],"average,":[135],"an":[136],"additional":[137],"factor":[138],"2\u00d7-4\u00d7":[140],"for":[142],"stuck-at":[143],"transition":[145],"patterns":[146],"over":[147],"best":[149],"up-to-date":[150],"provided":[152],"embedded":[155],"(EDT)-based":[158],"regular":[159],"compression.":[160]},"counts_by_year":[{"year":2025,"cited_by_count":5},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":7},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":10},{"year":2018,"cited_by_count":4}],"updated_date":"2026-03-25T14:56:36.534964","created_date":"2025-10-10T00:00:00"}