{"id":"https://openalex.org/W2662219006","doi":"https://doi.org/10.1109/tvlsi.2017.2712613","title":"A 0.65-V, 500-MHz Integrated Dynamic and Static RAM for Error Tolerant Applications","display_name":"A 0.65-V, 500-MHz Integrated Dynamic and Static RAM for Error Tolerant Applications","publication_year":2017,"publication_date":"2017-06-23","ids":{"openalex":"https://openalex.org/W2662219006","doi":"https://doi.org/10.1109/tvlsi.2017.2712613","mag":"2662219006"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2712613","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2712613","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5025782240","display_name":"Amit Kazimirsky","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Amit Kazimirsky","raw_affiliation_strings":["Emerging Nanoscale Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Emerging Nanoscale Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["Emerging Nanoscale Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-8233-4711","affiliations":[{"raw_affiliation_string":"Emerging Nanoscale Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079583906","display_name":"Noa Edri","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Noa Edri","raw_affiliation_strings":["Emerging Nanoscale Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Emerging Nanoscale Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065902823","display_name":"Alexander Fish","orcid":"https://orcid.org/0000-0002-4994-1536"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Alexander Fish","raw_affiliation_strings":["Emerging Nanoscale Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Emerging Nanoscale Integrated Circuits and Systems Labs, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5025782240"],"corresponding_institution_ids":["https://openalex.org/I13955877"],"apc_list":null,"apc_paid":null,"fwci":0.5844,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.69595994,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":"9","first_page":"2411","last_page":"2418"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.9275120496749878},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.6892696619033813},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6877633333206177},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.6616607308387756},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6451401710510254},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.6124398112297058},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.5433486104011536},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4797973930835724},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.4640096426010132},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.45895323157310486},{"id":"https://openalex.org/keywords/computation","display_name":"Computation","score":0.44270142912864685},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.4266008138656616},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.406547874212265},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.39866065979003906},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3808992803096771},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37833189964294434},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34648364782333374},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.20469191670417786},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.19145932793617249},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.14922383427619934},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1455581784248352}],"concepts":[{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.9275120496749878},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.6892696619033813},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6877633333206177},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.6616607308387756},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6451401710510254},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.6124398112297058},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.5433486104011536},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4797973930835724},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.4640096426010132},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.45895323157310486},{"id":"https://openalex.org/C45374587","wikidata":"https://www.wikidata.org/wiki/Q12525525","display_name":"Computation","level":2,"score":0.44270142912864685},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.4266008138656616},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.406547874212265},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.39866065979003906},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3808992803096771},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37833189964294434},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34648364782333374},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.20469191670417786},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.19145932793617249},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.14922383427619934},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1455581784248352},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2712613","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2712613","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8600000143051147}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W1871722508","https://openalex.org/W1970824390","https://openalex.org/W2011302298","https://openalex.org/W2053252597","https://openalex.org/W2057168175","https://openalex.org/W2093163564","https://openalex.org/W2095913060","https://openalex.org/W2097346754","https://openalex.org/W2105175332","https://openalex.org/W2118016286","https://openalex.org/W2144289559","https://openalex.org/W2153225119","https://openalex.org/W2171894735","https://openalex.org/W2265166184","https://openalex.org/W2290121533","https://openalex.org/W2319489345","https://openalex.org/W2398185263","https://openalex.org/W2516208723","https://openalex.org/W2528373198","https://openalex.org/W4233510780"],"related_works":["https://openalex.org/W2443567922","https://openalex.org/W2070191702","https://openalex.org/W2078224011","https://openalex.org/W2105524902","https://openalex.org/W4254521933","https://openalex.org/W2587244181","https://openalex.org/W1976634368","https://openalex.org/W2351391311","https://openalex.org/W1585873818","https://openalex.org/W2069596239"],"abstract_inverted_index":{"The":[0],"diminishing":[1],"returns":[2],"provided":[3],"by":[4,45],"voltage":[5],"scaling":[6],"have":[7],"led":[8],"to":[9,35,74,83,122],"a":[10,32,56,97,111,123],"recent":[11],"paradigm":[12],"shift":[13],"toward":[14],"so-called":[15],"\u201capproximate":[16],"computing,\u201d":[17],"where":[18],"computation":[19],"accuracy":[20,80],"is":[21,43],"traded":[22],"off":[23,76],"for":[24],"cost":[25],"in":[26,96],"error-tolerant":[27],"applications.":[28],"In":[29,59],"this":[30],"paper,":[31],"novel":[33],"approach":[34],"achieving":[36],"the":[37,61,72,84],"power-performance-area":[38],"versus":[39],"data":[40],"integrity":[41],"tradeoff":[42],"proposed":[44],"integrating":[46],"robust":[47],"static":[48,66],"memory":[49,69],"cells":[50,54],"and":[51,65,79,87,110],"error-prone":[52],"dynamic":[53,64],"within":[55],"single":[57],"array.":[58],"addition,":[60],"resulting":[62],"integrated":[63],"random":[67],"access":[68],"(iD-SRAM)":[70],"provides":[71],"ability":[73],"trade":[75],"power":[77,108],"consumption":[78],"on-the-fly":[81],"according":[82],"current":[85],"conditions":[86],"operating":[88],"mode.":[89],"A":[90],"4-kB":[91],"iD-SRAM":[92],"array":[93],"was":[94],"implemented":[95],"low-power,":[98],"65-nm":[99],"CMOS":[100],"technology,":[101],"providing":[102],"as":[103,105,115],"much":[104],"an":[106],"80%":[107],"reduction":[109,114],"20%":[112],"area":[113],"compared":[116],"with":[117],"standard":[118],"approaches,":[119],"when":[120],"applied":[121],"video":[124],"decoder":[125],"at":[126],"500":[127],"MHz.":[128]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}