{"id":"https://openalex.org/W2724208071","doi":"https://doi.org/10.1109/tvlsi.2017.2710479","title":"Efficient FPGA Mapping of Pipeline SDF FFT Cores","display_name":"Efficient FPGA Mapping of Pipeline SDF FFT Cores","publication_year":2017,"publication_date":"2017-06-27","ids":{"openalex":"https://openalex.org/W2724208071","doi":"https://doi.org/10.1109/tvlsi.2017.2710479","mag":"2724208071"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2710479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2710479","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5082737603","display_name":"Carl Ingemarsson","orcid":"https://orcid.org/0000-0002-9902-8825"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":true,"raw_author_name":"Carl Ingemarsson","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, SE\u2013581 83 Link\u00f6ping, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, SE\u2013581 83 Link\u00f6ping, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078608165","display_name":"Petter K\u00e4llstr\u00f6m","orcid":null},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Petter Kallstrom","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, SE\u2013581 83 Link\u00f6ping, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, SE\u2013581 83 Link\u00f6ping, Sweden","institution_ids":["https://openalex.org/I102134673"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5013290552","display_name":"Fahad Qureshi","orcid":"https://orcid.org/0000-0003-3912-0483"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]},{"id":"https://openalex.org/I4210133110","display_name":"Tampere University","ror":null,"country_code":"FI","type":null,"lineage":["https://openalex.org/I4210133110"]}],"countries":["FI","SE"],"is_corresponding":false,"raw_author_name":"Fahad Qureshi","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, SE\u2013581 83 Link\u00f6ping, Sweden","Department of Pervasive Computing, Tampere University of Technology, FI\u2013331 01 Tampere, Finland"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, SE\u2013581 83 Link\u00f6ping, Sweden","institution_ids":["https://openalex.org/I102134673"]},{"raw_affiliation_string":"Department of Pervasive Computing, Tampere University of Technology, FI\u2013331 01 Tampere, Finland","institution_ids":["https://openalex.org/I4210133110"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5028423819","display_name":"Oscar Gustafsson","orcid":"https://orcid.org/0000-0003-3470-3911"},"institutions":[{"id":"https://openalex.org/I102134673","display_name":"Link\u00f6ping University","ror":"https://ror.org/05ynxx418","country_code":"SE","type":"education","lineage":["https://openalex.org/I102134673"]}],"countries":["SE"],"is_corresponding":false,"raw_author_name":"Oscar Gustafsson","raw_affiliation_strings":["Department of Electrical Engineering, Link\u00f6ping University, SE\u2013581 83 Link\u00f6ping, Sweden"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Link\u00f6ping University, SE\u2013581 83 Link\u00f6ping, Sweden","institution_ids":["https://openalex.org/I102134673"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5082737603"],"corresponding_institution_ids":["https://openalex.org/I102134673"],"apc_list":null,"apc_paid":null,"fwci":2.5889,"has_fulltext":false,"cited_by_count":26,"citation_normalized_percentile":{"value":0.90912854,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"25","issue":"9","first_page":"2486","last_page":"2497"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8888366222381592},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.807539701461792},{"id":"https://openalex.org/keywords/pipeline","display_name":"Pipeline (software)","score":0.8072890043258667},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.74399334192276},{"id":"https://openalex.org/keywords/virtex","display_name":"Virtex","score":0.7271862626075745},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6841001510620117},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49657565355300903},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38986748456954956},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37911370396614075},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2509269416332245},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07387539744377136}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8888366222381592},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.807539701461792},{"id":"https://openalex.org/C43521106","wikidata":"https://www.wikidata.org/wiki/Q2165493","display_name":"Pipeline (software)","level":2,"score":0.8072890043258667},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.74399334192276},{"id":"https://openalex.org/C2777674469","wikidata":"https://www.wikidata.org/wiki/Q20741011","display_name":"Virtex","level":3,"score":0.7271862626075745},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6841001510620117},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49657565355300903},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38986748456954956},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37911370396614075},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2509269416332245},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07387539744377136},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2710479","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2710479","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.5400000214576721}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1591740570","https://openalex.org/W1900969659","https://openalex.org/W1923763959","https://openalex.org/W1968840821","https://openalex.org/W1969057818","https://openalex.org/W1977850862","https://openalex.org/W1978122805","https://openalex.org/W1981165437","https://openalex.org/W1982113520","https://openalex.org/W1983657887","https://openalex.org/W1987715275","https://openalex.org/W1987811850","https://openalex.org/W1994982988","https://openalex.org/W1996782408","https://openalex.org/W2003461871","https://openalex.org/W2015346536","https://openalex.org/W2024381286","https://openalex.org/W2029360173","https://openalex.org/W2035592458","https://openalex.org/W2042736563","https://openalex.org/W2046938074","https://openalex.org/W2054253789","https://openalex.org/W2055816427","https://openalex.org/W2059347185","https://openalex.org/W2065490696","https://openalex.org/W2096207106","https://openalex.org/W2099788829","https://openalex.org/W2104199626","https://openalex.org/W2110872491","https://openalex.org/W2119329660","https://openalex.org/W2130611787","https://openalex.org/W2131687680","https://openalex.org/W2132324656","https://openalex.org/W2133554697","https://openalex.org/W2140831290","https://openalex.org/W2142776570","https://openalex.org/W2161395307","https://openalex.org/W2171768221","https://openalex.org/W2317906089","https://openalex.org/W2534948908","https://openalex.org/W2551625567","https://openalex.org/W6640355072","https://openalex.org/W6728192890"],"related_works":["https://openalex.org/W2544043553","https://openalex.org/W2546284597","https://openalex.org/W2348562861","https://openalex.org/W2540393334","https://openalex.org/W2375218795","https://openalex.org/W1983570530","https://openalex.org/W2062932566","https://openalex.org/W2390042878","https://openalex.org/W2393010557","https://openalex.org/W2085828379"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"an":[3,45],"efficient":[4],"mapping":[5,44,64,75,158],"of":[6,30,113],"the":[7,27,31,91,110,118,156,163],"pipeline":[8],"single-path":[9],"delay":[10],"feedback":[11],"(SDF)":[12],"fast":[13],"Fourier":[14],"transform":[15],"(FFT)":[16],"architecture":[17,164],"to":[18],"field-programmable":[19],"gate":[20],"arrays":[21],"(FPGAs)":[22],"is":[23,41,65,159],"proposed.":[24],"By":[25],"considering":[26],"architectural":[28],"features":[29],"target":[32],"FPGA,":[33],"significantly":[34],"better":[35,74],"implementation":[36,80],"results":[37,92,152],"are":[38,76],"obtained.":[39],"This":[40],"illustrated":[42],"by":[43,83],"R2":[46],"<sup":[47],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[48],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">2</sup>":[49],"SDF":[50],"1024-point":[51],"FFT":[52,138],"core":[53],"toward":[54],"both":[55],"Xilinx":[56,137],"Virtex-4":[57],"and":[58,101,147,165],"Virtex-6":[59,125],"devices.":[60],"The":[61,123,151],"optimized":[62],"FPGA":[63,157],"explored":[66],"in":[67,79,97,104,131],"detail.":[68],"Algorithmic":[69],"transformations":[70],"that":[71,82,155],"allow":[72],"a":[73,94],"proposed,":[77],"resulting":[78,124],"achievements":[81],"far":[84],"outperforms":[85],"earlier":[86,120],"published":[87,121],"work.":[88],"For":[89],"Virtex-4,":[90],"show":[93,154],"350%":[95],"increase":[96],"throughput":[98,132],"per":[99,133],"slice":[100,134],"25%":[102],"reduction":[103],"block":[105],"RAM":[106],"(BRAM)":[107],"use,":[108],"with":[109,117,136],"same":[111],"amount":[112],"DSP48":[114],"resources,":[115],"compared":[116,135],"best":[119],"result.":[122],"design":[126],"sees":[127],"even":[128],"larger":[129],"increases":[130],"IP":[139],"core,":[140],"using":[141],"half":[142],"as":[143],"many":[144],"DSP48E1":[145],"blocks":[146],"less":[148],"BRAM":[149],"resources.":[150],"clearly":[153],"crucial,":[160],"not":[161],"only":[162],"algorithm":[166],"choices.":[167]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":4},{"year":2020,"cited_by_count":4},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":4},{"year":2017,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}