{"id":"https://openalex.org/W2625261669","doi":"https://doi.org/10.1109/tvlsi.2017.2704104","title":"Test-Point Insertion Efficiency Analysis for LBIST in High-Assurance Applications","display_name":"Test-Point Insertion Efficiency Analysis for LBIST in High-Assurance Applications","publication_year":2017,"publication_date":"2017-06-13","ids":{"openalex":"https://openalex.org/W2625261669","doi":"https://doi.org/10.1109/tvlsi.2017.2704104","mag":"2625261669"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2704104","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2704104","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5049009050","display_name":"Miao He","orcid":"https://orcid.org/0000-0002-2147-7751"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Miao He","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":"https://orcid.org/0000-0002-2147-7751","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5091165080","display_name":"Gustavo K. Contreras","orcid":null},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Gustavo K. Contreras","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058811000","display_name":"Dat Tran","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Dat Tran","raw_affiliation_strings":["NXP Semiconductors, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Austin, TX, USA","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5084205383","display_name":"LeRoy Winemberg","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"LeRoy Winemberg","raw_affiliation_strings":["NXP Semiconductors, Austin, TX, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"NXP Semiconductors, Austin, TX, USA","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5073054890","display_name":"Mark Tehranipoor","orcid":"https://orcid.org/0000-0003-4699-3231"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Tehranipoor","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL, USA","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9248,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.74412713,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"25","issue":"9","first_page":"2602","last_page":"2615"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9958000183105469,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.5224051475524902},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4740191102027893},{"id":"https://openalex.org/keywords/point","display_name":"Point (geometry)","score":0.44825196266174316},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.4467329978942871},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29463857412338257},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.19124963879585266}],"concepts":[{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.5224051475524902},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4740191102027893},{"id":"https://openalex.org/C28719098","wikidata":"https://www.wikidata.org/wiki/Q44946","display_name":"Point (geometry)","level":2,"score":0.44825196266174316},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.4467329978942871},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29463857412338257},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.19124963879585266},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2704104","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2704104","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.44999998807907104,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":41,"referenced_works":["https://openalex.org/W117146240","https://openalex.org/W1582825744","https://openalex.org/W1933730508","https://openalex.org/W1953724919","https://openalex.org/W1975748616","https://openalex.org/W1978566807","https://openalex.org/W1997053898","https://openalex.org/W2025145240","https://openalex.org/W2044020230","https://openalex.org/W2046314918","https://openalex.org/W2096932661","https://openalex.org/W2101900253","https://openalex.org/W2105282021","https://openalex.org/W2114676663","https://openalex.org/W2122857933","https://openalex.org/W2124629389","https://openalex.org/W2127181941","https://openalex.org/W2130429991","https://openalex.org/W2134427430","https://openalex.org/W2134593345","https://openalex.org/W2134998505","https://openalex.org/W2138530143","https://openalex.org/W2144033909","https://openalex.org/W2146356977","https://openalex.org/W2151094122","https://openalex.org/W2153662495","https://openalex.org/W2154066710","https://openalex.org/W2159742780","https://openalex.org/W2162547993","https://openalex.org/W2162874773","https://openalex.org/W2166253090","https://openalex.org/W2167639389","https://openalex.org/W2215675469","https://openalex.org/W2402437913","https://openalex.org/W3148523737","https://openalex.org/W4240277685","https://openalex.org/W6604721606","https://openalex.org/W6674735612","https://openalex.org/W6679754462","https://openalex.org/W6681008240","https://openalex.org/W6684210358"],"related_works":["https://openalex.org/W2235062249","https://openalex.org/W3217486089","https://openalex.org/W2381070337","https://openalex.org/W2605403672","https://openalex.org/W2529191231","https://openalex.org/W172250868","https://openalex.org/W4252286421","https://openalex.org/W2096934588","https://openalex.org/W2389260891","https://openalex.org/W2367590023"],"abstract_inverted_index":{"Test":[0],"points":[1,29,51,65,107,167,205,213],"are":[2,36,66],"inserted":[3,168],"into":[4],"integrated":[5],"circuits":[6,31,253],"to":[7,26,83,161,190,250,267],"increase":[8],"fault":[9],"coverage":[10,120,183,196,271,312],"especially":[11,239],"in":[12,30,130,169],"logic":[13],"built-in":[14],"self-test":[15],"schemes.":[16],"Commercial":[17],"tools":[18],"have":[19,52,141],"been":[20],"developed":[21,160],"over":[22],"the":[23,103,112,163,170,208,216,225,248,282,287,306],"past":[24],"decade":[25],"insert":[27],"test":[28,50,58,64,85,106,119,133,146,151,166,182,195,204,212,228,270,311],"under":[32],"test,":[33],"but":[34,122],"they":[35,68],"often":[37],"inefficient":[38,165],"and":[39,97,109,128,150,194,214,232,254,291,305],"incur":[40],"unacceptably":[41],"large":[42,241],"area":[43,73,124,177,192,263,296],"overhead.":[44],"Our":[45],"analysis":[46],"shows":[47],"that":[48,259,286],"many":[49],"little":[53],"or":[54],"no":[55],"impact":[56,87],"on":[57,62,88,94],"coverage.":[59],"Furthermore,":[60],"depending":[61],"where":[63],"inserted,":[67],"can":[69,261],"create":[70],"a":[71,79,89],"significant":[72,234],"overhead":[74,193,264,297],"unnecessarily.":[75],"Therefore,":[76],"we":[77,140],"propose":[78],"novel":[80],"timing-aware":[81],"framework":[82,114],"evaluate":[84],"points'":[86],"design,":[90],"rank":[91],"them":[92,309],"based":[93],"their":[95],"efficiency,":[96],"obtain":[98],"an":[99],"optimal":[100],"configuration":[101],"of":[102,203,211,236],"most":[104,164,226,303,318],"efficient":[105,145],"accurately":[108],"rapidly.":[110],"Specifically,":[111],"proposed":[113],"considers":[115],"not":[116],"only":[117],"individual":[118],"improvement":[121],"also":[123],"penalty,":[125],"path":[126],"timing,":[127],"region":[129],"which":[131],"each":[132],"point":[134,147,152,229],"is":[135,159,188,298,313],"inserted.":[136],"Within":[137],"this":[138],"framework,":[139],"two":[142],"metrics,":[143],"namely,":[144],"insertion":[148,210],"(ETPI)":[149],"removal":[153,230],"estimation":[154,290],"(TPRE).":[155],"The":[156,185],"ETPI":[157,260],"metric":[158,187,284],"remove":[162],"circuit":[171,220],"by":[172,246,265,280],"commercial":[173],"tools,":[174],"thereby":[175,222],"minimizing":[176],"penalty":[178],"with":[179,199,269],"very":[180],"limited":[181],"loss.":[184],"TPRE":[186,283],"introduced":[189],"estimate":[191],"for":[197,218,240,295,302,310,317],"designs":[198],"different":[200],"percentages":[201],"(number)":[202],"removed":[206],"without":[207,215],"actual":[209,292],"need":[217],"lengthy":[219],"simulation,":[221],"quickly":[223],"selecting":[224],"effective":[227],"scheme":[231],"saving":[233],"amount":[235],"processing":[237],"time":[238],"circuits.":[242],"Experimental":[243],"results,":[244],"collected":[245],"applying":[247,281],"metrics":[249],"NXP":[251],"Semiconductors":[252],"academic":[255],"benchmark":[256],"circuits,":[257],"indicate":[258,285],"reduce":[262],"up":[266],"95%":[268],"loss":[272],"as":[273,275],"low":[274],"0.57%.":[276],"In":[277],"addition,":[278],"results":[279,294],"difference":[288,307],"between":[289,308],"simulation/synthesis":[293],"less":[299,314],"than":[300,315],"0.20%":[301],"cases,":[304],"1%":[316],"cases.":[319]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-19T17:40:00.097472","created_date":"2025-10-10T00:00:00"}