{"id":"https://openalex.org/W2606983183","doi":"https://doi.org/10.1109/tvlsi.2017.2687980","title":"Matched-Routing Common-Centroid 3-D MOM Capacitors for Low-Power Data Converters","display_name":"Matched-Routing Common-Centroid 3-D MOM Capacitors for Low-Power Data Converters","publication_year":2017,"publication_date":"2017-04-12","ids":{"openalex":"https://openalex.org/W2606983183","doi":"https://doi.org/10.1109/tvlsi.2017.2687980","mag":"2606983183"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2687980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2687980","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5034615401","display_name":"Pang-Yen Chou","orcid":"https://orcid.org/0000-0003-2435-9811"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":true,"raw_author_name":"Pang-Yen Chou","raw_affiliation_strings":["Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037534363","display_name":"Nai-Chen Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Nai-Chen Chen","raw_affiliation_strings":["Advanced Institute of Manufacturing with Hightech Innovations, National Chung Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Advanced Institute of Manufacturing with Hightech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020643571","display_name":"Mark Po-Hung Lin","orcid":null},"institutions":[{"id":"https://openalex.org/I148099254","display_name":"National Chung Cheng University","ror":"https://ror.org/0028v3876","country_code":"TW","type":"education","lineage":["https://openalex.org/I148099254"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Mark Po-Hung Lin","raw_affiliation_strings":["Advanced Institute of Manufacturing with Hightech Innovations, National Chung Cheng University, Chiayi, Taiwan"],"affiliations":[{"raw_affiliation_string":"Advanced Institute of Manufacturing with Hightech Innovations, National Chung Cheng University, Chiayi, Taiwan","institution_ids":["https://openalex.org/I148099254"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5033163680","display_name":"Helmut Graeb","orcid":"https://orcid.org/0000-0002-7626-1958"},"institutions":[{"id":"https://openalex.org/I62916508","display_name":"Technical University of Munich","ror":"https://ror.org/02kkvpp62","country_code":"DE","type":"education","lineage":["https://openalex.org/I62916508"]}],"countries":["DE"],"is_corresponding":false,"raw_author_name":"Helmut Graeb","raw_affiliation_strings":["Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany"],"affiliations":[{"raw_affiliation_string":"Institute for Electronic Design Automation, Technical University of Munich, Munich, Germany","institution_ids":["https://openalex.org/I62916508"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5034615401"],"corresponding_institution_ids":["https://openalex.org/I62916508"],"apc_list":null,"apc_paid":null,"fwci":0.5827,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.68941221,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":"8","first_page":"2234","last_page":"2247"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9977999925613403,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.996999979019165,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.8263605833053589},{"id":"https://openalex.org/keywords/capacitance","display_name":"Capacitance","score":0.6457076668739319},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5277885794639587},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.502671480178833},{"id":"https://openalex.org/keywords/centroid","display_name":"Centroid","score":0.49655967950820923},{"id":"https://openalex.org/keywords/parasitic-capacitance","display_name":"Parasitic capacitance","score":0.4917753040790558},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.430209755897522},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.4168219268321991},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40431106090545654},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.404246985912323},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3602553606033325},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14476752281188965},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.13731834292411804}],"concepts":[{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.8263605833053589},{"id":"https://openalex.org/C30066665","wikidata":"https://www.wikidata.org/wiki/Q164399","display_name":"Capacitance","level":3,"score":0.6457076668739319},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5277885794639587},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.502671480178833},{"id":"https://openalex.org/C146599234","wikidata":"https://www.wikidata.org/wiki/Q511093","display_name":"Centroid","level":2,"score":0.49655967950820923},{"id":"https://openalex.org/C154318817","wikidata":"https://www.wikidata.org/wiki/Q2157249","display_name":"Parasitic capacitance","level":4,"score":0.4917753040790558},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.430209755897522},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.4168219268321991},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40431106090545654},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.404246985912323},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3602553606033325},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14476752281188965},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.13731834292411804},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C17525397","wikidata":"https://www.wikidata.org/wiki/Q176140","display_name":"Electrode","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2687980","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2687980","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6899999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":24,"referenced_works":["https://openalex.org/W1502333441","https://openalex.org/W1998168457","https://openalex.org/W2003244718","https://openalex.org/W2008198806","https://openalex.org/W2024060531","https://openalex.org/W2026369926","https://openalex.org/W2040154714","https://openalex.org/W2084128131","https://openalex.org/W2090340765","https://openalex.org/W2101004723","https://openalex.org/W2103937095","https://openalex.org/W2111186324","https://openalex.org/W2112958118","https://openalex.org/W2127348879","https://openalex.org/W2129500778","https://openalex.org/W2140823559","https://openalex.org/W2143644977","https://openalex.org/W2157680838","https://openalex.org/W2163883796","https://openalex.org/W2211705316","https://openalex.org/W2292965952","https://openalex.org/W2339797656","https://openalex.org/W4237435002","https://openalex.org/W6676999254"],"related_works":["https://openalex.org/W2080773395","https://openalex.org/W3212531278","https://openalex.org/W2161636646","https://openalex.org/W2099626417","https://openalex.org/W2019514496","https://openalex.org/W2085450379","https://openalex.org/W3129126528","https://openalex.org/W2354552488","https://openalex.org/W2058545256","https://openalex.org/W2394034449"],"abstract_inverted_index":{"As":[0],"technology":[1],"advances,":[2],"smaller":[3],"feature":[4],"size":[5,69],"enables":[6],"layout":[7,55,89],"precision":[8],"in":[9,73],"the":[10,63,132],"lateral":[11,43],"direction.":[12],"In":[13],"contrast":[14],"to":[15,41,70,117],"traditional":[16],"metal-insulator-metal":[17],"capacitors,":[18],"metal-oxide-metal":[19],"(MOM)":[20],"capacitors":[21,52,72],"are":[22,66,96],"generally":[23],"of":[24,67,94],"higher":[25,86],"density":[26],"and":[27,91,112,125,138],"consume":[28],"less":[29],"area,":[30],"because":[31],"they":[32],"adopt":[33],"a":[34,85,101,114],"3-D":[35],"topology":[36],"over":[37],"several":[38],"metal":[39],"layers":[40],"use":[42],"field":[44],"capacitance.":[45],"To":[46,83],"achieve":[47],"little":[48],"area":[49],"consumption,":[50],"MOM":[51,74,109],"require":[53],"new":[54,102,115],"methods":[56],"with":[57,122],"routing":[58,64],"even":[59],"before":[60],"placement.":[61],"Since":[62],"wires":[65],"comparable":[68],"unit":[71],"design,":[75],"routing-induced":[76],"parasitic":[77],"capacitance":[78],"must":[79],"also":[80],"be":[81],"considered.":[82],"obtain":[84],"yield,":[87],"common-centroid":[88,119],"style":[90],"high":[92],"dispersion":[93],"cells":[95],"desired.":[97],"This":[98],"paper":[99],"introduces":[100],"vertical":[103],"bars":[104],"structure":[105],"for":[106],"binary":[107],"weighted":[108],"capacitor":[110],"arrays":[111],"presents":[113],"method":[116],"generate":[118],"regular-structured":[120],"layouts":[121],"mismatch":[123],"reduction":[124],"routing-parasitic-matching":[126],"consideration.":[127],"Experimental":[128],"results":[129],"show":[130],"that":[131],"presented":[133],"approach":[134],"generates":[135],"high-density,":[136],"low-powered,":[137],"highly":[139],"accurate":[140],"ratioed":[141],"capacitors.":[142]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2018,"cited_by_count":2}],"updated_date":"2026-03-27T14:29:43.386196","created_date":"2025-10-10T00:00:00"}