{"id":"https://openalex.org/W2604969897","doi":"https://doi.org/10.1109/tvlsi.2017.2685427","title":"Self-Controlled High-Performance Precharge-Free Content-Addressable Memory","display_name":"Self-Controlled High-Performance Precharge-Free Content-Addressable Memory","publication_year":2017,"publication_date":"2017-04-05","ids":{"openalex":"https://openalex.org/W2604969897","doi":"https://doi.org/10.1109/tvlsi.2017.2685427","mag":"2604969897"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2685427","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2685427","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5032798010","display_name":"Telajala Venkata Mahendra","orcid":"https://orcid.org/0000-0003-4477-3956"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Telajala Venkata Mahendra","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078490593","display_name":"Sandeep Mishra","orcid":"https://orcid.org/0000-0002-5893-9243"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sandeep Mishra","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India"],"raw_orcid":"https://orcid.org/0000-0002-5893-9243","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069928017","display_name":"Anup Dandapat","orcid":"https://orcid.org/0000-0002-0997-1220"},"institutions":[{"id":"https://openalex.org/I9523339","display_name":"National Institute of Technology Meghalaya","ror":"https://ror.org/020vd6n84","country_code":"IN","type":"education","lineage":["https://openalex.org/I9523339"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anup Dandapat","raw_affiliation_strings":["Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India"],"raw_orcid":"https://orcid.org/0000-0002-0997-1220","affiliations":[{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Meghalaya, Shillong, India","institution_ids":["https://openalex.org/I9523339"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5032798010"],"corresponding_institution_ids":["https://openalex.org/I9523339"],"apc_list":null,"apc_paid":null,"fwci":6.4747,"has_fulltext":false,"cited_by_count":49,"citation_normalized_percentile":{"value":0.97581202,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":100},"biblio":{"volume":"25","issue":"8","first_page":"2388","last_page":"2392"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11478","display_name":"Caching and Content Delivery","score":0.9455999732017517,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12318","display_name":"Quinazolinone synthesis and applications","score":0.9308000206947327,"subfield":{"id":"https://openalex.org/subfields/1605","display_name":"Organic Chemistry"},"field":{"id":"https://openalex.org/fields/16","display_name":"Chemistry"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7781875729560852},{"id":"https://openalex.org/keywords/nand-gate","display_name":"NAND gate","score":0.6445317268371582},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.5863385200500488},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.5168750286102295},{"id":"https://openalex.org/keywords/content-addressable-storage","display_name":"Content-addressable storage","score":0.49839210510253906},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.48474523425102234},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4311444163322449},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.42864325642585754},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3693908452987671},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3257226347923279},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.32496050000190735},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.17653888463974},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.11039233207702637},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09508565068244934},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09267354011535645}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7781875729560852},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.6445317268371582},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.5863385200500488},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.5168750286102295},{"id":"https://openalex.org/C2778618852","wikidata":"https://www.wikidata.org/wiki/Q1128613","display_name":"Content-addressable storage","level":4,"score":0.49839210510253906},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.48474523425102234},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4311444163322449},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.42864325642585754},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3693908452987671},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3257226347923279},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.32496050000190735},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.17653888463974},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.11039233207702637},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09508565068244934},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09267354011535645},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2685427","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2685427","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8199999928474426}],"awards":[{"id":"https://openalex.org/G5693923630","display_name":null,"funder_award_id":"YSS/2015/001198","funder_id":"https://openalex.org/F4320334771","funder_display_name":"Science and Engineering Research Board"}],"funders":[{"id":"https://openalex.org/F4320334771","display_name":"Science and Engineering Research Board","ror":"https://ror.org/03ffdsr55"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1968145044","https://openalex.org/W1982231668","https://openalex.org/W2062143991","https://openalex.org/W2110850401","https://openalex.org/W2111781314","https://openalex.org/W2115440863","https://openalex.org/W2117207900","https://openalex.org/W2128587608","https://openalex.org/W2130527930","https://openalex.org/W2136308753","https://openalex.org/W2141145611","https://openalex.org/W2331783522","https://openalex.org/W2342755891","https://openalex.org/W2344023735","https://openalex.org/W2490096965","https://openalex.org/W6704612351","https://openalex.org/W6722921095"],"related_works":["https://openalex.org/W3165307257","https://openalex.org/W2515312339","https://openalex.org/W2145098804","https://openalex.org/W3103704822","https://openalex.org/W2282934097","https://openalex.org/W2047264287","https://openalex.org/W2104200744","https://openalex.org/W2165082655","https://openalex.org/W2769783699","https://openalex.org/W3128683181"],"abstract_inverted_index":{"Content-addressable":[0],"memory":[1],"(CAM)":[2],"is":[3,65,73,80],"a":[4,44,59],"hardware":[5],"searchengine":[6],"used":[7],"for":[8,67],"parallel":[9],"lookup":[10],"that":[11],"assures":[12],"high-speed":[13,68],"match":[14],"but":[15,51],"at":[16,105],"the":[17,37,41,106,116,129],"cost":[18],"of":[19,36,109],"higher":[20],"power":[21,25],"consumption.":[22],"Both":[23],"low":[24],"NAND-type":[26,133],"and":[27,101,125,131],"highspeed":[28],"NOR-type":[29],"match-line":[30],"(ML)":[31],"schemes":[32],"suffer":[33],"from":[34],"requirement":[35],"precharge":[38],"prior":[39],"to":[40,83,128],"search.":[42],"Recently,":[43],"precharge-free":[45,61,130],"ML":[46,113,134],"structure":[47,64,92],"has":[48,93,120],"been":[49,94,121],"proposed":[50,66,71,89,117],"with":[52],"inadequate":[53],"search":[54,78],"performance.":[55],"In":[56],"this":[57],"brief,":[58],"self-controlled":[60],"CAM":[62],"(SCPF-CAM)":[63],"applications.":[69],"The":[70,88,112],"architecture":[72,119],"useful":[74],"in":[75,103],"applications":[76],"where":[77],"time":[79],"very":[81],"crucial":[82],"design":[84],"larger":[85],"word":[86],"lengths.":[87],"128\u00d732-bit":[90],"SCPF-CAM":[91,118],"implemented":[95],"using":[96,115],"predictive":[97],"45-nm":[98],"CMOS":[99],"process":[100],"simulated":[102],"SPECTRE":[104],"supply":[107],"voltage":[108],"1":[110],"V.":[111],"delay":[114],"reduced":[122],"by":[123],"88%":[124],"73%":[126],"compared":[127],"traditional":[132],"structure.":[135]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":7},{"year":2024,"cited_by_count":3},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":4},{"year":2021,"cited_by_count":4},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":16},{"year":2018,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}