{"id":"https://openalex.org/W2603981070","doi":"https://doi.org/10.1109/tvlsi.2017.2677978","title":"A Closed-Form Expression for Minimum Operating Voltage of CMOS D Flip-Flop","display_name":"A Closed-Form Expression for Minimum Operating Voltage of CMOS D Flip-Flop","publication_year":2017,"publication_date":"2017-03-20","ids":{"openalex":"https://openalex.org/W2603981070","doi":"https://doi.org/10.1109/tvlsi.2017.2677978","mag":"2603981070"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2677978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2677978","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004321250","display_name":"Hiroshi Fuketa","orcid":"https://orcid.org/0000-0003-0171-6679"},"institutions":[{"id":"https://openalex.org/I73613424","display_name":"National Institute of Advanced Industrial Science and Technology","ror":"https://ror.org/01703db54","country_code":"JP","type":"government","lineage":["https://openalex.org/I73613424"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hiroshi Fuketa","raw_affiliation_strings":["Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology, Ibaraki, Japan"],"raw_orcid":"https://orcid.org/0000-0003-0171-6679","affiliations":[{"raw_affiliation_string":"Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology, Ibaraki, Japan","institution_ids":["https://openalex.org/I73613424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5030090929","display_name":"S. O\u2019uchi","orcid":"https://orcid.org/0000-0002-9386-3571"},"institutions":[{"id":"https://openalex.org/I73613424","display_name":"National Institute of Advanced Industrial Science and Technology","ror":"https://ror.org/01703db54","country_code":"JP","type":"government","lineage":["https://openalex.org/I73613424"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shin-ichi O'uchi","raw_affiliation_strings":["Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology, Ibaraki, Japan","institution_ids":["https://openalex.org/I73613424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100729078","display_name":"Takashi Matsukawa","orcid":"https://orcid.org/0000-0003-0106-6485"},"institutions":[{"id":"https://openalex.org/I73613424","display_name":"National Institute of Advanced Industrial Science and Technology","ror":"https://ror.org/01703db54","country_code":"JP","type":"government","lineage":["https://openalex.org/I73613424"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Matsukawa","raw_affiliation_strings":["Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology, Ibaraki, Japan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Nanoelectronics Research Institute, National Institute of Advanced Industrial Science and Technology, Ibaraki, Japan","institution_ids":["https://openalex.org/I73613424"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I73613424"],"apc_list":null,"apc_paid":null,"fwci":0.3363,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.59839256,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":"7","first_page":"2007","last_page":"2016"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8796120285987854},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6968364119529724},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4603736996650696},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4570995569229126},{"id":"https://openalex.org/keywords/flip","display_name":"Flip","score":0.41051164269447327},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3985191583633423},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.372108519077301},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.25781869888305664},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.0696670413017273}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8796120285987854},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6968364119529724},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4603736996650696},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4570995569229126},{"id":"https://openalex.org/C2776591724","wikidata":"https://www.wikidata.org/wiki/Q5459651","display_name":"Flip","level":3,"score":0.41051164269447327},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3985191583633423},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.372108519077301},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.25781869888305664},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0696670413017273},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C190283241","wikidata":"https://www.wikidata.org/wiki/Q14599311","display_name":"Apoptosis","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2677978","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2677978","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.4699999988079071,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":23,"referenced_works":["https://openalex.org/W1971153069","https://openalex.org/W1993093542","https://openalex.org/W2033357394","https://openalex.org/W2038147876","https://openalex.org/W2056539138","https://openalex.org/W2061112791","https://openalex.org/W2097579177","https://openalex.org/W2125453829","https://openalex.org/W2131833150","https://openalex.org/W2145847330","https://openalex.org/W2145876393","https://openalex.org/W2152510163","https://openalex.org/W2155308386","https://openalex.org/W2157019444","https://openalex.org/W2159243841","https://openalex.org/W2165937465","https://openalex.org/W2168101540","https://openalex.org/W2218978012","https://openalex.org/W2295018350","https://openalex.org/W2525905199","https://openalex.org/W6681475482","https://openalex.org/W6683401818","https://openalex.org/W6727836839"],"related_works":["https://openalex.org/W2944644673","https://openalex.org/W2936325888","https://openalex.org/W2482318635","https://openalex.org/W2733322820","https://openalex.org/W4256254028","https://openalex.org/W4236067172","https://openalex.org/W4248274330","https://openalex.org/W4301360729","https://openalex.org/W3142006478","https://openalex.org/W2775189871"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"a":[3,43],"closed-form":[4],"expression":[5,37,92],"for":[6],"estimating":[7],"the":[8,23,29,47,53,62,66,76,87,97,103,109,113],"minimum":[9,24],"operating":[10],"voltage":[11,26,68],"($V_{\\mathrm{":[12,69],"DDmin}}$)":[13],"of":[14,46,50,52,55,65],"D":[15],"flip-flops":[16],"(FFs)":[17],"is":[18,42,83],"proposed.$V_{\\mathrm{":[19],"DDmin}}$is":[20,94],"defined":[21],"as":[22,100,102],"supply":[25],"at":[27],"which":[28,82],"FFs":[30,41],"are":[31],"functional":[32],"without":[33],"errors.":[34],"The":[35,90],"proposed":[36,91],"indicates":[38],"that$V_{\\mathrm{":[39],"DDmin}}$of":[40],"linear":[44],"function":[45],"square":[48],"root":[49],"logarithm":[51],"number":[54],"FFs,":[56],"and":[57,71,80],"its":[58,72],"slope":[59],"depends":[60,74],"on":[61,75],"within-die":[63],"variation":[64],"threshold":[67],"TH}}$)":[70],"intercept":[73],"balance":[77],"between":[78],"nMOS":[79],"pMOS,":[81],"mainly":[84],"due":[85],"to":[86],"die-to-die$V_{\\mathrm{":[88],"TH}}$variation.":[89],"of$V_{\\mathrm{":[93,111],"validated":[95],"by":[96],"simulation":[98],"results":[99],"well":[101],"silicon":[104],"measurements.":[105],"Finally,":[106],"we":[107],"discuss":[108],"dependence":[110],"DDmin}}$on":[112],"device":[114],"parameters.":[115]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}