{"id":"https://openalex.org/W2598245580","doi":"https://doi.org/10.1109/tvlsi.2017.2676026","title":"A Variation-Tolerant Near-Threshold Processor With Instruction-Level Error Correction","display_name":"A Variation-Tolerant Near-Threshold Processor With Instruction-Level Error Correction","publication_year":2017,"publication_date":"2017-03-28","ids":{"openalex":"https://openalex.org/W2598245580","doi":"https://doi.org/10.1109/tvlsi.2017.2676026","mag":"2598245580"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2676026","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2676026","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100371302","display_name":"Sheng Wang","orcid":"https://orcid.org/0000-0003-1364-342X"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Sheng Wang","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0003-1364-342X","affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100418370","display_name":"Chen Chen","orcid":"https://orcid.org/0000-0001-7587-3314"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Chen Chen","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046536624","display_name":"Xiaoyan Xiang","orcid":"https://orcid.org/0000-0002-5602-2749"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao-Yan Xiang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5022767878","display_name":"Jianyi Meng","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian-Yi Meng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.1121,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.4816416,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"25","issue":"7","first_page":"1993","last_page":"2006"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7658214569091797},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5301001667976379},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5271206498146057},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5210992097854614},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.44973814487457275},{"id":"https://openalex.org/keywords/resilience","display_name":"Resilience (materials science)","score":0.4422377347946167},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.4419844150543213},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.41263139247894287},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.39178767800331116},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.34122204780578613},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3369840383529663},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.33082327246665955},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2614513635635376},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.2526299059391022},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.09239554405212402}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7658214569091797},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5301001667976379},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5271206498146057},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5210992097854614},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.44973814487457275},{"id":"https://openalex.org/C2779585090","wikidata":"https://www.wikidata.org/wiki/Q3457762","display_name":"Resilience (materials science)","level":2,"score":0.4422377347946167},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.4419844150543213},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.41263139247894287},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.39178767800331116},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.34122204780578613},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3369840383529663},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.33082327246665955},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2614513635635376},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.2526299059391022},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.09239554405212402},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2676026","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2676026","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1766942847","display_name":null,"funder_award_id":"2015KF009","funder_id":"https://openalex.org/F4320321851","funder_display_name":"Fudan University"},{"id":"https://openalex.org/G3398006070","display_name":null,"funder_award_id":"2015AA016601","funder_id":"https://openalex.org/F4320321540","funder_display_name":"Ministry of Science and Technology of the People's Republic of China"},{"id":"https://openalex.org/G4081464233","display_name":null,"funder_award_id":"2015ZD005","funder_id":"https://openalex.org/F4320321885","funder_display_name":"Science and Technology Commission of Shanghai Municipality"},{"id":"https://openalex.org/G8142656624","display_name":null,"funder_award_id":"15ZR1402700","funder_id":"https://openalex.org/F4320321851","funder_display_name":"Fudan University"}],"funders":[{"id":"https://openalex.org/F4320321540","display_name":"Ministry of Science and Technology of the People's Republic of China","ror":"https://ror.org/027s68j25"},{"id":"https://openalex.org/F4320321851","display_name":"Fudan University","ror":"https://ror.org/013q1eq08"},{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1551895058","https://openalex.org/W1569316954","https://openalex.org/W1602888674","https://openalex.org/W1901083236","https://openalex.org/W1930556231","https://openalex.org/W1979199317","https://openalex.org/W1984996269","https://openalex.org/W2015917466","https://openalex.org/W2025340565","https://openalex.org/W2027066245","https://openalex.org/W2041727850","https://openalex.org/W2043318181","https://openalex.org/W2043428689","https://openalex.org/W2063924131","https://openalex.org/W2071289751","https://openalex.org/W2079706534","https://openalex.org/W2082597509","https://openalex.org/W2086447087","https://openalex.org/W2095351656","https://openalex.org/W2102587899","https://openalex.org/W2106648230","https://openalex.org/W2133079932","https://openalex.org/W2140839100","https://openalex.org/W2156667996","https://openalex.org/W2165305147","https://openalex.org/W2178304595","https://openalex.org/W2289333215","https://openalex.org/W2725179571","https://openalex.org/W4206694063"],"related_works":["https://openalex.org/W4250432526","https://openalex.org/W2101536355","https://openalex.org/W2171175484","https://openalex.org/W2085872434","https://openalex.org/W2883183116","https://openalex.org/W2026084820","https://openalex.org/W2562747857","https://openalex.org/W4308095153","https://openalex.org/W4391013600","https://openalex.org/W4213087105"],"abstract_inverted_index":{"Timing":[0],"error":[1,36,51,78,143],"resilience":[2,52],"is":[3,59,102,115],"a":[4,48,76,89,118],"promising":[5],"alternative":[6],"to":[7,83,88,104],"eliminate":[8],"margins":[9],"and":[10,16,38,40,64,154,162],"improve":[11],"energy":[12,156],"efficiency":[13],"in":[14,117],"subthreshold":[15],"near-threshold":[17],"processors.":[18,106],"However,":[19],"the":[20,67,85,93,112,139,146,149,160,163],"existing":[21],"techniques":[22],"have":[23],"some":[24],"limitations,":[25,47],"such":[26],"as":[27],"uncontaminated":[28],"architecture":[29],"registers":[30,58],"(ARs),":[31],"strict":[32],"timing":[33,50,77,142],"constraints":[34],"on":[35,55],"consolidation":[37],"propagation,":[39],"high":[41],"design":[42],"complexity.":[43],"To":[44],"address":[45],"these":[46],"new":[49],"technique":[53,101,114,151],"based":[54],"sacrificial":[56],"instruction-level":[57],"proposed.":[60],"It":[61],"dynamically":[62],"captures":[63],"incrementally":[65],"records":[66],"changes":[68],"of":[69],"ARs":[70,87],"at":[71,126],"each":[72],"instruction":[73,95],"boundary.":[74],"Once":[75],"occurs,":[79],"it":[80],"only":[81],"needs":[82],"restore":[84],"changed":[86],"preerror":[90],"state.":[91],"Then,":[92],"erroneous":[94],"can":[96],"be":[97],"safely":[98],"reexecuted.":[99],"This":[100,122],"applicable":[103],"different":[105],"The":[107],"32-bit":[108],"embedded":[109],"processor":[110,124],"employing":[111],"proposed":[113,150],"demonstrated":[116],"40-nm":[119],"CMOS":[120],"technology.":[121],"variation-tolerant":[123],"operates":[125],"27.4":[127],"MHz":[128],"under":[129],"0.6":[130],"V":[131],"with":[132,138,159],"8.7%":[133],"total":[134],"area":[135],"overhead":[136],"compared":[137,158],"baseline":[140,161],"without":[141],"resilience.":[144],"At":[145],"same":[147],"throughput,":[148],"achieves":[152],"44%":[153],"27%":[155],"benefits":[157],"canary":[164],"technique,":[165],"respectively.":[166]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":3},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}