{"id":"https://openalex.org/W2594452194","doi":"https://doi.org/10.1109/tvlsi.2017.2670508","title":"Design Methodologies for Low-Power 3-D ICs With Advanced Tier Partitioning","display_name":"Design Methodologies for Low-Power 3-D ICs With Advanced Tier Partitioning","publication_year":2017,"publication_date":"2017-03-02","ids":{"openalex":"https://openalex.org/W2594452194","doi":"https://doi.org/10.1109/tvlsi.2017.2670508","mag":"2594452194"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2670508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2670508","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5036856363","display_name":"Moongon Jung","orcid":"https://orcid.org/0000-0003-1059-2823"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Moongon Jung","raw_affiliation_strings":["Intel Labs, Intel, Santa Clara, CA, USA"],"raw_orcid":"https://orcid.org/0000-0003-1059-2823","affiliations":[{"raw_affiliation_string":"Intel Labs, Intel, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032455044","display_name":"Taigon Song","orcid":"https://orcid.org/0000-0001-5243-4132"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Taigon Song","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070766006","display_name":"Yarui Peng","orcid":"https://orcid.org/0000-0002-8550-2063"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yarui Peng","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5052950521","display_name":"Sung Kyu Lim","orcid":"https://orcid.org/0000-0002-2267-5282"},"institutions":[{"id":"https://openalex.org/I130701444","display_name":"Georgia Institute of Technology","ror":"https://ror.org/01zkghx44","country_code":"US","type":"education","lineage":["https://openalex.org/I130701444"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung Kyu Lim","raw_affiliation_strings":["School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Georgia Institute of Technology, Atlanta, GA, USA","institution_ids":["https://openalex.org/I130701444"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.408,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.82303721,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"25","issue":"7","first_page":"2109","last_page":"2117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10623","display_name":"Thin-Film Transistor Technologies","score":0.9894000291824341,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9868999719619751,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/floorplan","display_name":"Floorplan","score":0.7529447674751282},{"id":"https://openalex.org/keywords/folding","display_name":"Folding (DSP implementation)","score":0.5943924188613892},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5512344837188721},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5373486876487732},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5044866800308228},{"id":"https://openalex.org/keywords/footprint","display_name":"Footprint","score":0.5010733604431152},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.4899853765964508},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.48548248410224915},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.4787653982639313},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4713934063911438},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4707254469394684},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4671962261199951},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.43612784147262573},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.41975319385528564},{"id":"https://openalex.org/keywords/power-integrity","display_name":"Power integrity","score":0.417594313621521},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.4139018654823303},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.39373648166656494},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.36443135142326355},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.3589875102043152},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.245785653591156},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.20279282331466675},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.10687693953514099},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.1002432107925415},{"id":"https://openalex.org/keywords/signal-integrity","display_name":"Signal integrity","score":0.09127146005630493}],"concepts":[{"id":"https://openalex.org/C130145326","wikidata":"https://www.wikidata.org/wiki/Q1553985","display_name":"Floorplan","level":2,"score":0.7529447674751282},{"id":"https://openalex.org/C2776545253","wikidata":"https://www.wikidata.org/wiki/Q5464292","display_name":"Folding (DSP implementation)","level":2,"score":0.5943924188613892},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5512344837188721},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5373486876487732},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5044866800308228},{"id":"https://openalex.org/C132943942","wikidata":"https://www.wikidata.org/wiki/Q2562511","display_name":"Footprint","level":2,"score":0.5010733604431152},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.4899853765964508},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.48548248410224915},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.4787653982639313},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4713934063911438},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4707254469394684},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4671962261199951},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.43612784147262573},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.41975319385528564},{"id":"https://openalex.org/C2777561913","wikidata":"https://www.wikidata.org/wiki/Q19599527","display_name":"Power integrity","level":4,"score":0.417594313621521},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.4139018654823303},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.39373648166656494},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.36443135142326355},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.3589875102043152},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.245785653591156},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.20279282331466675},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.10687693953514099},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.1002432107925415},{"id":"https://openalex.org/C44938667","wikidata":"https://www.wikidata.org/wiki/Q4503810","display_name":"Signal integrity","level":3,"score":0.09127146005630493},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2670508","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2670508","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G8703258237","display_name":null,"funder_award_id":"ICSS Task 2293","funder_id":"https://openalex.org/F4320307102","funder_display_name":"Intel Corporation"}],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1971966678","https://openalex.org/W2020461489","https://openalex.org/W2027712195","https://openalex.org/W2031235329","https://openalex.org/W2048927144","https://openalex.org/W2107304970","https://openalex.org/W2120129706","https://openalex.org/W2143807959","https://openalex.org/W2155707315","https://openalex.org/W2160849628","https://openalex.org/W2161129061","https://openalex.org/W3144791089"],"related_works":["https://openalex.org/W2133492470","https://openalex.org/W2994788014","https://openalex.org/W2150722449","https://openalex.org/W2136358791","https://openalex.org/W2173109281","https://openalex.org/W4238891425","https://openalex.org/W2171793444","https://openalex.org/W2138401961","https://openalex.org/W1985714852","https://openalex.org/W1596716095"],"abstract_inverted_index":{"Low":[0],"power":[1,23,40,57,111,140],"is":[2,113],"considered":[3],"as":[4],"the":[5,100,116,143,147],"driving":[6],"force":[7],"for":[8,75],"3-D":[9,25,43,60,68,110,122],"ICs,":[10,61],"yet":[11],"there":[12],"have":[13],"been":[14],"few":[15],"thorough":[16],"design":[17,33,36,63],"studies":[18],"on":[19,106],"how":[20],"to":[21,38,126],"reduce":[22,39],"in":[24,42,59],"ICs.":[26],"In":[27],"this":[28],"paper,":[29],"we":[30],"discuss":[31],"computer-aided":[32],"techniques":[34,64],"and":[35,81,90,109,138],"methodologies":[37],"consumption":[41],"IC":[44],"designs":[45,123],"using":[46],"a":[47],"commercial":[48],"grade":[49],"CPU":[50],"core":[51],"(OpenSPARC":[52],"T2":[53],"core).":[54],"To":[55],"demonstrate":[56],"benefits":[58,89],"four":[62],"are":[65,96],"explored:":[66],"1)":[67],"floorplanning;":[69],"2)":[70],"metal":[71],"layer":[72],"usage":[73],"control":[74],"intrablock-level":[76],"routing;":[77],"3)":[78],"dual-Vth":[79],"design;":[80],"4)":[82],"functional":[83],"unit":[84],"block":[85],"(FUB)":[86],"folding.":[87],"The":[88],"challenges":[91],"of":[92],"multiple":[93],"FUB":[94,107],"folding":[95,108],"also":[97],"discussed.":[98],"Finally,":[99],"through-silicon":[101],"via":[102],"technology":[103],"scaling":[104],"impact":[105],"benefit":[112],"examined.":[114],"With":[115],"aforementioned":[117],"methods":[118],"combined,":[119],"our":[120],"2-tier":[121],"provide":[124],"up":[125],"52.3%":[127],"reduced":[128],"footprint,":[129],"27.9%":[130],"shorter":[131],"wirelength,":[132],"35.4%":[133],"decreased":[134],"buffer":[135],"cell":[136],"count,":[137],"27.8%":[139],"reduction":[141],"over":[142],"2-D":[144],"counterpart":[145],"under":[146],"same":[148],"performance.":[149]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2012,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}