{"id":"https://openalex.org/W2591238502","doi":"https://doi.org/10.1109/tvlsi.2017.2665543","title":"Cross-Layer Optimization for Multilevel Cell STT-RAM Caches","display_name":"Cross-Layer Optimization for Multilevel Cell STT-RAM Caches","publication_year":2017,"publication_date":"2017-02-24","ids":{"openalex":"https://openalex.org/W2591238502","doi":"https://doi.org/10.1109/tvlsi.2017.2665543","mag":"2591238502"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2665543","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2665543","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5066400911","display_name":"Xiuyuan Bi","orcid":"https://orcid.org/0000-0002-7401-6764"},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xiuyuan Bi","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"raw_orcid":"https://orcid.org/0000-0002-7401-6764","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5005196528","display_name":"Mengjie Mao","orcid":null},"institutions":[{"id":"https://openalex.org/I170201317","display_name":"University of Pittsburgh","ror":"https://ror.org/01an3r305","country_code":"US","type":"education","lineage":["https://openalex.org/I170201317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mengjie Mao","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Pittsburgh, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I170201317"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5003409994","display_name":"Danghui Wang","orcid":"https://orcid.org/0000-0002-2783-9987"},"institutions":[{"id":"https://openalex.org/I17145004","display_name":"Northwestern Polytechnical University","ror":"https://ror.org/01y0j0j86","country_code":"CN","type":"education","lineage":["https://openalex.org/I17145004"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Danghui Wang","raw_affiliation_strings":["Northwestern Polytechnical University, Xi’an, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Northwestern Polytechnical University, Xi’an, China","institution_ids":["https://openalex.org/I17145004"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100429403","display_name":"Hai Li","orcid":"https://orcid.org/0000-0003-3228-6544"},"institutions":[{"id":"https://openalex.org/I170897317","display_name":"Duke University","ror":"https://ror.org/00py81415","country_code":"US","type":"education","lineage":["https://openalex.org/I170897317"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hai Helen Li","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Duke University, Durham, NC, USA","institution_ids":["https://openalex.org/I170897317"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.4643,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.81954562,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"25","issue":"6","first_page":"1807","last_page":"1820"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7426339387893677},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.6512721180915833},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.4700576066970825},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.46569547057151794},{"id":"https://openalex.org/keywords/random-access","display_name":"Random access","score":0.4652123749256134},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.45958060026168823},{"id":"https://openalex.org/keywords/universal-memory","display_name":"Universal memory","score":0.4214223027229309},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3966735303401947},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3960665762424469},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.37819957733154297},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3544396162033081},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.2946484684944153},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.23366042971611023},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.2192421853542328},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12430867552757263}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7426339387893677},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.6512721180915833},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.4700576066970825},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.46569547057151794},{"id":"https://openalex.org/C101722063","wikidata":"https://www.wikidata.org/wiki/Q218825","display_name":"Random access","level":2,"score":0.4652123749256134},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.45958060026168823},{"id":"https://openalex.org/C195053848","wikidata":"https://www.wikidata.org/wiki/Q7894141","display_name":"Universal memory","level":5,"score":0.4214223027229309},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3966735303401947},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3960665762424469},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.37819957733154297},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3544396162033081},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.2946484684944153},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.23366042971611023},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.2192421853542328},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12430867552757263}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2665543","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2665543","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1574792657","display_name":"\u57fa\u4e8e\u591a\u503c\u81ea\u65cb\u78c1\u5b58\u50a8\u5668\u7684\u9ad8\u901f\u7f13\u5b58\u7ed3\u6784\u53ca\u8c03\u5ea6\u6280\u672f\u7814\u7a76","funder_award_id":"61472322","funder_id":"https://openalex.org/F4320321001","funder_display_name":"National Natural Science Foundation of China"},{"id":"https://openalex.org/G2317035534","display_name":"CAREER: STT-RAM based Memory Hierarchy and Management in Embedded Systems","funder_award_id":"1311706","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G3476176803","display_name":"XPS: DSD: Collaborative Research: NeoNexus: The Next-generation Information Processing System across Digital and Neuromorphic Computing Domains","funder_award_id":"1337198","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G7721815960","display_name":null,"funder_award_id":"3102014JSJ0001","funder_id":"https://openalex.org/F4320329878","funder_display_name":"Central University Basic Research Fund of China"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320329878","display_name":"Central University Basic Research Fund of China","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":43,"referenced_works":["https://openalex.org/W1977127047","https://openalex.org/W1978085294","https://openalex.org/W1978229152","https://openalex.org/W1987072014","https://openalex.org/W2000553861","https://openalex.org/W2010202670","https://openalex.org/W2012025286","https://openalex.org/W2014744284","https://openalex.org/W2025535306","https://openalex.org/W2043465878","https://openalex.org/W2047202013","https://openalex.org/W2063731364","https://openalex.org/W2064977311","https://openalex.org/W2069345435","https://openalex.org/W2084007230","https://openalex.org/W2091839812","https://openalex.org/W2093860851","https://openalex.org/W2094071473","https://openalex.org/W2101717804","https://openalex.org/W2108453702","https://openalex.org/W2118703320","https://openalex.org/W2120246901","https://openalex.org/W2120699192","https://openalex.org/W2138661001","https://openalex.org/W2139052244","https://openalex.org/W2156728623","https://openalex.org/W2172478435","https://openalex.org/W2175220750","https://openalex.org/W2203111322","https://openalex.org/W2210241002","https://openalex.org/W2303722505","https://openalex.org/W2323614752","https://openalex.org/W2405014903","https://openalex.org/W2526202524","https://openalex.org/W2543205889","https://openalex.org/W3144904247","https://openalex.org/W3150230313","https://openalex.org/W4234059337","https://openalex.org/W4236638837","https://openalex.org/W4238440425","https://openalex.org/W4249508358","https://openalex.org/W6644597698","https://openalex.org/W6683132901"],"related_works":["https://openalex.org/W2372007526","https://openalex.org/W4235980920","https://openalex.org/W4372325124","https://openalex.org/W2375427054","https://openalex.org/W4376608629","https://openalex.org/W2903040985","https://openalex.org/W871606772","https://openalex.org/W2022937429","https://openalex.org/W1993178305","https://openalex.org/W2148274083"],"abstract_inverted_index":{"Spin-transfer":[0],"torque":[1],"random":[2,32],"access":[3,33,104,141,213,252],"memory":[4,10,34,42,180,212],"(STT-RAM),":[5],"as":[6],"an":[7,204],"emerging":[8],"nonvolatile":[9],"technology,":[11],"provides":[12],"very":[13],"dense":[14],"array":[15],"structure":[16,182],"and":[17,45,70,113,121,153,196,228,240,243,271],"extremely":[18],"low":[19,223],"leakage":[20],"power":[21],"consumption.":[22],"It":[23],"demonstrates":[24],"a":[25,172,176,192],"great":[26],"potential":[27,165],"in":[28,62],"replacing":[29],"conventional":[30,282],"static":[31],"technology":[35],"to":[36,249,254],"develop":[37],"the":[38,84,89,100,119,139,145,156,164,184,215,261,266,273],"next-generation":[39],"on-chip":[40],"cache":[41,128,151,218,236,277,285],"of":[43,54,88,99,103,115,124,166,187],"microprocessors":[44],"graphics":[46],"processing":[47],"units.":[48],"The":[49,133,179],"multilevel":[50],"cell":[51,64,181,226],"(MLC)":[52],"design":[53,174,197],"STT-RAM":[55,127,168,217,284],"that":[56,138,260],"stores":[57],"two":[58],"or":[59],"more":[60,193],"bits":[61],"one":[63],"potentially":[65],"has":[66],"higher":[67],"storage":[68,86],"capacity":[69,230],"faster":[71],"system":[72,134,157,267],"performance,":[73],"attracting":[74],"significant":[75],"attention.":[76],"In":[77,199],"this":[78],"paper,":[79],"we":[80,170,202,234],"first":[81],"quantitatively":[82],"evaluated":[83],"data":[85,246,253],"density":[87,96],"MLC":[90,126,167,216,231,283],"STT-RAM.":[91],"Our":[92],"results":[93,258],"revealed":[94],"limited":[95],"improvement":[97],"because":[98],"large":[101],"size":[102],"transistor":[105],"induced":[106],"by":[107,149,269,278],"high":[108,229],"write":[109,122],"current":[110],"amplitude":[111],"requirement":[112],"asymmetry":[114],"switching":[116,207],"behavior.":[117],"Moreover,":[118],"read":[120],"accesses":[123],"existing":[125],"designs":[129],"require":[130],"two-step":[131],"operation.":[132],"level":[135],"evaluation":[136],"shows":[137],"long":[140],"latency":[142,224],"could":[143],"amortize":[144],"performance":[146,158,268],"speed":[147],"brought":[148],"larger":[150],"size,":[152],"even":[154],"degrade":[155],"for":[159,191],"some":[160],"applications.":[161],"To":[162],"unleash":[163],"cache,":[169],"proposed":[171,262],"new":[173,245],"through":[175],"cross-layer":[177],"co-optimization.":[178],"integrated":[183],"reversed":[185],"stacking":[186],"magnetic":[188],"junction":[189],"tunneling":[190],"balanced":[194],"device":[195],"tradeoff.":[198],"architecture":[200],"development,":[201],"presented":[203],"adaptive":[205],"mode":[206,227],"mechanism:":[208],"based":[209],"on":[210,276],"application's":[211],"behavior,":[214],"can":[219,264],"dynamically":[220],"change":[221],"between":[222],"single-level":[225],"mode.":[232],"Furthermore,":[233],"divided":[235],"lines":[237],"into":[238],"fast":[239,255],"slow":[241],"regions":[242],"investigated":[244],"migration":[247],"policies":[248],"allocate":[250],"frequently":[251],"regions.":[256],"Simulation":[257],"show":[259],"techniques":[263],"improve":[265],"10.2%":[270],"reduce":[272],"energy":[274],"consumption":[275],"9.5%":[279],"compared":[280],"with":[281],"design.":[286]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2026-06-22T08:00:12.763002","created_date":"2025-10-10T00:00:00"}