{"id":"https://openalex.org/W2589051953","doi":"https://doi.org/10.1109/tvlsi.2017.2658564","title":"Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation","display_name":"Emulation Infrastructure for the Evaluation of Hardware Assertions for Post-Silicon Validation","publication_year":2017,"publication_date":"2017-02-13","ids":{"openalex":"https://openalex.org/W2589051953","doi":"https://doi.org/10.1109/tvlsi.2017.2658564","mag":"2589051953"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2017.2658564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2658564","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054202523","display_name":"Pouya Taatizadeh","orcid":"https://orcid.org/0000-0002-7987-6456"},"institutions":[{"id":"https://openalex.org/I98251732","display_name":"McMaster University","ror":"https://ror.org/02fa3aq29","country_code":"CA","type":"education","lineage":["https://openalex.org/I98251732"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Pouya Taatizadeh","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, Canada"],"raw_orcid":"https://orcid.org/0000-0002-7987-6456","affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, Canada","institution_ids":["https://openalex.org/I98251732"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5048457847","display_name":"Nicola Nicolici","orcid":"https://orcid.org/0000-0001-6345-5908"},"institutions":[{"id":"https://openalex.org/I98251732","display_name":"McMaster University","ror":"https://ror.org/02fa3aq29","country_code":"CA","type":"education","lineage":["https://openalex.org/I98251732"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"Nicola Nicolici","raw_affiliation_strings":["Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, McMaster University, Hamilton, ON, Canada","institution_ids":["https://openalex.org/I98251732"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I98251732"],"apc_list":null,"apc_paid":null,"fwci":0.8948,"has_fulltext":false,"cited_by_count":10,"citation_normalized_percentile":{"value":0.72530381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"25","issue":"6","first_page":"1866","last_page":"1880"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/emulation","display_name":"Emulation","score":0.8689703941345215},{"id":"https://openalex.org/keywords/assertion","display_name":"Assertion","score":0.7976369857788086},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7494666576385498},{"id":"https://openalex.org/keywords/hardware-emulation","display_name":"Hardware emulation","score":0.7024945616722107},{"id":"https://openalex.org/keywords/crash","display_name":"Crash","score":0.5062302947044373},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4929013252258301},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.4582558870315552},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3999473750591278},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.35128432512283325},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.22405877709388733},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.16802659630775452},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.16696622967720032}],"concepts":[{"id":"https://openalex.org/C149810388","wikidata":"https://www.wikidata.org/wiki/Q5374873","display_name":"Emulation","level":2,"score":0.8689703941345215},{"id":"https://openalex.org/C40422974","wikidata":"https://www.wikidata.org/wiki/Q741248","display_name":"Assertion","level":2,"score":0.7976369857788086},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7494666576385498},{"id":"https://openalex.org/C94115699","wikidata":"https://www.wikidata.org/wiki/Q5656406","display_name":"Hardware emulation","level":3,"score":0.7024945616722107},{"id":"https://openalex.org/C183469790","wikidata":"https://www.wikidata.org/wiki/Q333501","display_name":"Crash","level":2,"score":0.5062302947044373},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4929013252258301},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.4582558870315552},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3999473750591278},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.35128432512283325},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.22405877709388733},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.16802659630775452},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.16696622967720032},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C50522688","wikidata":"https://www.wikidata.org/wiki/Q189833","display_name":"Economic growth","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2017.2658564","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2017.2658564","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6499999761581421,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320332222","display_name":"University of Illinois at Urbana-Champaign","ror":"https://ror.org/047426m28"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":47,"referenced_works":["https://openalex.org/W78849398","https://openalex.org/W567973435","https://openalex.org/W1515959435","https://openalex.org/W1606739604","https://openalex.org/W1797377815","https://openalex.org/W1849928240","https://openalex.org/W1855332479","https://openalex.org/W1980282924","https://openalex.org/W1981151256","https://openalex.org/W2010246522","https://openalex.org/W2010574338","https://openalex.org/W2012262513","https://openalex.org/W2063759518","https://openalex.org/W2068622604","https://openalex.org/W2071589114","https://openalex.org/W2075816212","https://openalex.org/W2098178883","https://openalex.org/W2098771792","https://openalex.org/W2105337588","https://openalex.org/W2119341106","https://openalex.org/W2122146819","https://openalex.org/W2130393241","https://openalex.org/W2131923870","https://openalex.org/W2132673604","https://openalex.org/W2136357775","https://openalex.org/W2149583371","https://openalex.org/W2151755292","https://openalex.org/W2152406824","https://openalex.org/W2152864604","https://openalex.org/W2154550022","https://openalex.org/W2158302200","https://openalex.org/W2165566357","https://openalex.org/W2170071008","https://openalex.org/W2218379410","https://openalex.org/W2294310388","https://openalex.org/W2331856596","https://openalex.org/W2491385276","https://openalex.org/W3142765463","https://openalex.org/W3147395157","https://openalex.org/W3148564761","https://openalex.org/W4237135760","https://openalex.org/W4240612068","https://openalex.org/W4246422893","https://openalex.org/W6667909597","https://openalex.org/W6679404626","https://openalex.org/W6679923517","https://openalex.org/W6682529974"],"related_works":["https://openalex.org/W2103996454","https://openalex.org/W231899216","https://openalex.org/W2129151116","https://openalex.org/W4321637082","https://openalex.org/W4283453734","https://openalex.org/W2103971078","https://openalex.org/W2540253826","https://openalex.org/W2122279357","https://openalex.org/W1561909715","https://openalex.org/W3170614861"],"abstract_inverted_index":{"The":[0],"objective":[1],"of":[2,37,98,101,141,150,159],"post-silicon":[3],"validation":[4],"is":[5],"to":[6,64,129,152],"identify":[7],"design":[8,131],"errors":[9,25],"that":[10,134,161],"remain":[11],"undetected":[12],"after":[13],"pre-silicon":[14],"verification":[15],"and,":[16],"therefore,":[17],"manifest":[18,42],"themselves":[19],"in":[20,43,49,107,121],"the":[21,30,34,38,44,66,95,108,113,137,142,157],"silicon":[22],"prototypes.":[23],"These":[24],"are":[26,58,162],"often":[27,59],"associated":[28],"with":[29,168],"subtle":[31],"interactions":[32],"between":[33],"electrical":[35],"states":[36],"systems":[39],"and":[40,93,139],"commonly":[41],"logic":[45],"domain":[46],"as":[47],"bit-flips":[48,165],"flip-flops.":[50],"They":[51],"occur":[52],"under":[53],"unique":[54],"operating":[55],"conditions,":[56],"which":[57],"not-easily":[60],"repeatable.":[61],"In":[62],"order":[63],"shorten":[65],"long":[67],"detection":[68],"latencies":[69],"from":[70,112],"an":[71],"error's":[72],"occurrence":[73],"until":[74],"its":[75],"observation":[76],"(i.e.,":[77],"system":[78],"crash),":[79],"embedded":[80,143],"assertion":[81,102,144],"checkers":[82,103],"can":[83,135],"be":[84,105],"employed.":[85],"Nonetheless,":[86],"relying":[87],"on":[88,154],"simulation-based":[89,172],"experiments":[90,133],"for":[91,156],"selecting":[92],"assessing":[94],"practical":[96],"effectiveness":[97],"a":[99,126],"subset":[100],"(to":[104],"implemented":[106],"physical":[109],"device)":[110],"suffers":[111],"slow":[114],"simulation":[115],"speed.":[116],"To":[117],"address":[118],"this":[119,122],"concern,":[120],"paper,":[123],"we":[124],"present":[125],"systematic":[127],"methodology":[128],"automatically":[130],"emulation-based":[132],"aid":[136],"selection":[138],"assessment":[140],"checkers.":[145],"Our":[146],"results":[147,169],"indicate":[148],"improvements":[149],"up":[151],"10%":[153],"average":[155],"coverage":[158],"flip-flops":[160],"affected":[163],"by":[164,171],"when":[166],"compared":[167],"obtained":[170],"experiments.":[173]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}