{"id":"https://openalex.org/W2573190209","doi":"https://doi.org/10.1109/tvlsi.2016.2642343","title":"COMEDI: Combinatorial Election of Diagnostic Vectors From Detection Test Sets for Logic Circuits","display_name":"COMEDI: Combinatorial Election of Diagnostic Vectors From Detection Test Sets for Logic Circuits","publication_year":2017,"publication_date":"2017-01-17","ids":{"openalex":"https://openalex.org/W2573190209","doi":"https://doi.org/10.1109/tvlsi.2016.2642343","mag":"2573190209"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2642343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2642343","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087927094","display_name":"Manjari Pradhan","orcid":null},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Manjari Pradhan","raw_affiliation_strings":["Indian Statistical Institute, Kolkata, India"],"raw_orcid":"https://orcid.org/0000-0002-6453-4971","affiliations":[{"raw_affiliation_string":"Indian Statistical Institute, Kolkata, India","institution_ids":["https://openalex.org/I6498739"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5067730042","display_name":"Bhargab B. Bhattacharya","orcid":"https://orcid.org/0000-0002-5890-2483"},"institutions":[{"id":"https://openalex.org/I6498739","display_name":"Indian Statistical Institute","ror":"https://ror.org/00q2w1j53","country_code":"IN","type":"education","lineage":["https://openalex.org/I6498739"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Bhargab B. Bhattacharya","raw_affiliation_strings":["Indian Statistical Institute, Kolkata, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Indian Statistical Institute, Kolkata, India","institution_ids":["https://openalex.org/I6498739"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.9248,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.73099954,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":"4","first_page":"1467","last_page":"1476"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9805999994277954,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.9178536534309387},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.754247784614563},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.7072301506996155},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6071923971176147},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.603026270866394},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.5857351422309875},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5771132111549377},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.566443920135498},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.5546137094497681},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45641452074050903},{"id":"https://openalex.org/keywords/fault-detection-and-isolation","display_name":"Fault detection and isolation","score":0.45201051235198975},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4494759440422058},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.44810596108436584},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.42374303936958313},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3406751751899719},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24898886680603027},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.17323750257492065}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.9178536534309387},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.754247784614563},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.7072301506996155},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6071923971176147},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.603026270866394},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.5857351422309875},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5771132111549377},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.566443920135498},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.5546137094497681},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45641452074050903},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.45201051235198975},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4494759440422058},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.44810596108436584},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.42374303936958313},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3406751751899719},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24898886680603027},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.17323750257492065},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C172707124","wikidata":"https://www.wikidata.org/wiki/Q423488","display_name":"Actuator","level":2,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2642343","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2642343","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":37,"referenced_works":["https://openalex.org/W806379844","https://openalex.org/W1507615093","https://openalex.org/W1538065089","https://openalex.org/W1581030050","https://openalex.org/W1843392114","https://openalex.org/W1975922194","https://openalex.org/W1988211140","https://openalex.org/W1999039453","https://openalex.org/W2007561585","https://openalex.org/W2020755701","https://openalex.org/W2040241172","https://openalex.org/W2043111827","https://openalex.org/W2092357065","https://openalex.org/W2095103612","https://openalex.org/W2099637476","https://openalex.org/W2106031934","https://openalex.org/W2106183788","https://openalex.org/W2112078647","https://openalex.org/W2115005577","https://openalex.org/W2124618076","https://openalex.org/W2125714700","https://openalex.org/W2126693329","https://openalex.org/W2140558640","https://openalex.org/W2142519941","https://openalex.org/W2143846508","https://openalex.org/W2145986592","https://openalex.org/W2152406824","https://openalex.org/W2156524662","https://openalex.org/W2161229078","https://openalex.org/W2335318588","https://openalex.org/W4246237793","https://openalex.org/W6622942785","https://openalex.org/W6647172765","https://openalex.org/W6678797189","https://openalex.org/W6681228468","https://openalex.org/W6681844818","https://openalex.org/W6683891231"],"related_works":["https://openalex.org/W1493811107","https://openalex.org/W2142519941","https://openalex.org/W2170656965","https://openalex.org/W2156841416","https://openalex.org/W2141396628","https://openalex.org/W1599245032","https://openalex.org/W2110677206","https://openalex.org/W2075680532","https://openalex.org/W2149684986","https://openalex.org/W2134239377"],"abstract_inverted_index":{"Although":[0],"the":[1,44,53,57,109,124,144,152,155],"modern":[2],"automatic":[3],"test":[4,13,23,51,96,114],"pattern":[5],"generation":[6],"(ATPG)":[7],"tools":[8],"can":[9],"efficiently":[10],"produce":[11],"near-optimal":[12],"sets":[14],"with":[15,116],"high":[16,117],"fault-coverage":[17],"for":[18,29,52,69,74],"a":[19,21,66,71,78,105,113],"circuit-under-test,":[20],"diagnostic":[22,95,118],"set":[24,115],"(DTS),":[25],"which":[26],"is":[27,32,40,84],"needed":[28],"fault":[30],"localization,":[31],"much":[33],"more":[34],"challenging":[35],"to":[36,42,111],"construct.":[37],"The":[38,133],"DTS":[39,73],"used":[41],"analyze":[43],"responses":[45],"of":[46,55,60,80,108,123,146,151,154],"failing":[47],"chips":[48],"during":[49],"manufacturing":[50],"purpose":[54],"identifying":[56],"root":[58],"cause":[59],"observed":[61],"errors.":[62],"In":[63],"this":[64,89,131],"paper,":[65],"novel":[67],"technique":[68,90],"selecting":[70],"powerful":[72],"stuck-at":[75],"faults":[76],"from":[77],"pool":[79,110],"ATPG":[81],"detection":[82],"vectors":[83],"proposed.":[85],"Unlike":[86],"existing":[87],"methods,":[88],"does":[91],"not":[92],"use":[93],"any":[94],"generation,":[97],"circuit":[98],"modification,":[99],"or":[100],"miter-based":[101],"approach.":[102],"It":[103],"constructs":[104],"combinatorial":[106],"cover":[107],"determine":[112],"coverage":[119],"(DC).":[120],"Two":[121],"variants":[122],"covering":[125],"algorithm":[126],"are":[127],"proposed":[128],"based":[129],"on":[130,136],"technique.":[132],"experimental":[134],"results":[135],"several":[137],"combinational":[138],"and":[139,158],"scan-based":[140],"benchmark":[141],"circuits":[142],"demonstrate":[143],"effectiveness":[145],"our":[147],"method":[148],"in":[149],"terms":[150],"size":[153],"DTS,":[156],"DC,":[157],"CPU":[159],"time.":[160]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}