{"id":"https://openalex.org/W2569442941","doi":"https://doi.org/10.1109/tvlsi.2016.2639289","title":"An On-Chip Monitoring Circuit for Signal-Integrity Analysis of 8-Gb/s Chip-to-Chip Interfaces With Source-Synchronous Clock","display_name":"An On-Chip Monitoring Circuit for Signal-Integrity Analysis of 8-Gb/s Chip-to-Chip Interfaces With Source-Synchronous Clock","publication_year":2017,"publication_date":"2017-01-04","ids":{"openalex":"https://openalex.org/W2569442941","doi":"https://doi.org/10.1109/tvlsi.2016.2639289","mag":"2569442941"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2639289","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2639289","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5054737317","display_name":"Pil-Ho Lee","orcid":"https://orcid.org/0000-0002-8096-8518"},"institutions":[{"id":"https://openalex.org/I113409471","display_name":"Kumoh National Institute of Technology","ror":"https://ror.org/05dkjfz60","country_code":"KR","type":"education","lineage":["https://openalex.org/I113409471"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Pil-Ho Lee","raw_affiliation_strings":["Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea","Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea","institution_ids":["https://openalex.org/I113409471"]},{"raw_affiliation_string":"Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea#TAB#","institution_ids":["https://openalex.org/I113409471"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5019142414","display_name":"Han-Yeol Lee","orcid":"https://orcid.org/0000-0002-0515-7598"},"institutions":[{"id":"https://openalex.org/I113409471","display_name":"Kumoh National Institute of Technology","ror":"https://ror.org/05dkjfz60","country_code":"KR","type":"education","lineage":["https://openalex.org/I113409471"]},{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Han-Yeol Lee","raw_affiliation_strings":["Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea","SK Hynix Semiconductor Inc., Icheon, South Korea","Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea","institution_ids":["https://openalex.org/I113409471"]},{"raw_affiliation_string":"SK Hynix Semiconductor Inc., Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea#TAB#","institution_ids":["https://openalex.org/I113409471"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065155871","display_name":"Hyun-Bae Lee","orcid":null},"institutions":[{"id":"https://openalex.org/I134353371","display_name":"SK Group (South Korea)","ror":"https://ror.org/03696td91","country_code":"KR","type":"company","lineage":["https://openalex.org/I134353371"]},{"id":"https://openalex.org/I113409471","display_name":"Kumoh National Institute of Technology","ror":"https://ror.org/05dkjfz60","country_code":"KR","type":"education","lineage":["https://openalex.org/I113409471"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyun-Bae Lee","raw_affiliation_strings":["Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea","SK Hynix Semiconductor Inc., Icheon, South Korea","SK hynix Semicond. Inc., Icheon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea","institution_ids":["https://openalex.org/I113409471"]},{"raw_affiliation_string":"SK Hynix Semiconductor Inc., Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]},{"raw_affiliation_string":"SK hynix Semicond. Inc., Icheon, South Korea","institution_ids":["https://openalex.org/I134353371"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5069858619","display_name":"Young\u2010Chan Jang","orcid":"https://orcid.org/0000-0001-8680-9270"},"institutions":[{"id":"https://openalex.org/I113409471","display_name":"Kumoh National Institute of Technology","ror":"https://ror.org/05dkjfz60","country_code":"KR","type":"education","lineage":["https://openalex.org/I113409471"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Young-Chan Jang","raw_affiliation_strings":["Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea","Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea#TAB#"],"affiliations":[{"raw_affiliation_string":"Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea","institution_ids":["https://openalex.org/I113409471"]},{"raw_affiliation_string":"Department of Electronic Engineering, Kumoh National Institute of Technology, Gumi, South Korea#TAB#","institution_ids":["https://openalex.org/I113409471"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5054737317"],"corresponding_institution_ids":["https://openalex.org/I113409471"],"apc_list":null,"apc_paid":null,"fwci":0.2867,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.5654896,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"25","issue":"4","first_page":"1386","last_page":"1396"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.7849522233009338},{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.6702873706817627},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.6435940265655518},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5648775696754456},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.544141948223114},{"id":"https://openalex.org/keywords/frequency-synthesizer","display_name":"Frequency synthesizer","score":0.5261430740356445},{"id":"https://openalex.org/keywords/frequency-divider","display_name":"Frequency divider","score":0.45494887232780457},{"id":"https://openalex.org/keywords/clock-rate","display_name":"Clock rate","score":0.4535544514656067},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.43987706303596497},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.4137137830257416},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.37425923347473145},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2930874526500702},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09621399641036987}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.7849522233009338},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.6702873706817627},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.6435940265655518},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5648775696754456},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.544141948223114},{"id":"https://openalex.org/C182099602","wikidata":"https://www.wikidata.org/wiki/Q2660678","display_name":"Frequency synthesizer","level":4,"score":0.5261430740356445},{"id":"https://openalex.org/C74982907","wikidata":"https://www.wikidata.org/wiki/Q1455624","display_name":"Frequency divider","level":3,"score":0.45494887232780457},{"id":"https://openalex.org/C178693496","wikidata":"https://www.wikidata.org/wiki/Q911691","display_name":"Clock rate","level":3,"score":0.4535544514656067},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.43987706303596497},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.4137137830257416},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.37425923347473145},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2930874526500702},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09621399641036987}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2639289","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2639289","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8899999856948853,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G4598030388","display_name":null,"funder_award_id":"2013R1A1A4A01012914","funder_id":"https://openalex.org/F4320320671","funder_display_name":"National Research Foundation"}],"funders":[{"id":"https://openalex.org/F4320320671","display_name":"National Research Foundation","ror":"https://ror.org/05s0g1g46"},{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"},{"id":"https://openalex.org/F4320335489","display_name":"Institute for Information and Communications Technology Promotion","ror":"https://ror.org/01g0hqq23"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":22,"referenced_works":["https://openalex.org/W1965174157","https://openalex.org/W1968946124","https://openalex.org/W1995429929","https://openalex.org/W1996380212","https://openalex.org/W2081089490","https://openalex.org/W2102596261","https://openalex.org/W2118033669","https://openalex.org/W2119913708","https://openalex.org/W2121893773","https://openalex.org/W2125154572","https://openalex.org/W2140087492","https://openalex.org/W2148155537","https://openalex.org/W2150912637","https://openalex.org/W2150922164","https://openalex.org/W2151617594","https://openalex.org/W2161982945","https://openalex.org/W2168425640","https://openalex.org/W2289497332","https://openalex.org/W2509835724","https://openalex.org/W2563109416","https://openalex.org/W6649313555","https://openalex.org/W6696446462"],"related_works":["https://openalex.org/W2139484866","https://openalex.org/W2943997861","https://openalex.org/W2330020385","https://openalex.org/W2359366503","https://openalex.org/W2371350995","https://openalex.org/W2161157531","https://openalex.org/W2350523680","https://openalex.org/W2376731877","https://openalex.org/W3145870900","https://openalex.org/W2110035284"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,74],"on-chip":[4],"monitoring":[5],"circuit":[6,82],"(OCMC)":[7],"for":[8,16],"analyzing":[9],"the":[10,59,80,112,116,125,136],"signal":[11,110,160],"integrity":[12],"of":[13,29,79,106,115,127,168],"high-speed":[14,108],"signals":[15],"a":[17,21,30,37,42,49,64,68,94,107,128,152],"chip-to-chip":[18,158],"interface":[19,159],"with":[20,147,163],"source-synchronous":[22],"clocking":[23],"scheme.":[24,51],"The":[25,52,77,97,121,142,156],"proposed":[26,53,143],"OCMC":[27,98,144],"consists":[28],"fractional-N":[31,54],"phase-locked":[32],"loop":[33],"(PLL)-based":[34],"frequency":[35,56,70,113,117],"synthesizer,":[36],"high-bandwidth":[38],"track-and-hold":[39,81],"circuit,":[40],"and":[41,139,151,165,171],"10-bit":[43,122],"analog-to-digital":[44],"converter":[45],"(ADC)":[46],"to":[47,85,134],"implement":[48],"subsampling":[50],"PLL-based":[55],"synthesizer":[57,118],"improves":[58],"time":[60,164],"jitter":[61],"accumulated":[62],"in":[63],"voltage-controlled":[65],"oscillator":[66],"using":[67,89],"fractional":[69],"divider":[71],"operated":[72],"by":[73],"eight-phase":[75],"clock.":[76],"bandwidth":[78],"is":[83,119,145,161],"designed":[84],"be":[86],"6":[87],"GHz,":[88],"inductive":[90],"peaking":[91],"realized":[92],"through":[93],"source":[95],"follower.":[96],"samples":[99],"49":[100],"points":[101],"over":[102],"two":[103],"unit":[104],"intervals":[105],"input":[109],"when":[111],"multiplication":[114],"6.125/6.":[120],"ADC":[123,133],"uses":[124],"architecture":[126],"pipelined":[129],"successive":[130],"approximation":[131],"register":[132],"reduce":[135],"power":[137],"consumption":[138],"chip":[140],"area.":[141],"implemented":[146],"65-nm":[148],"CMOS":[149],"technology":[150],"1.2":[153],"V":[154],"supply.":[155],"8-Gb/s":[157],"reconstructed":[162],"voltage":[166],"resolutions":[167],"5.1":[169],"ps":[170],"1.17":[172],"mV,":[173],"respectively.":[174]},"counts_by_year":[{"year":2023,"cited_by_count":3},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}