{"id":"https://openalex.org/W2560334800","doi":"https://doi.org/10.1109/tvlsi.2016.2631724","title":"Reliability Improvement of Hardware Task Graphs via Configuration Early Fetch","display_name":"Reliability Improvement of Hardware Task Graphs via Configuration Early Fetch","publication_year":2016,"publication_date":"2016-12-09","ids":{"openalex":"https://openalex.org/W2560334800","doi":"https://doi.org/10.1109/tvlsi.2016.2631724","mag":"2560334800"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2631724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2631724","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://eprints.ucm.es/44680/1/FINAL%20VERSION.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005715759","display_name":"Reza Ramezani","orcid":"https://orcid.org/0000-0003-0227-2205"},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Reza Ramezani","raw_affiliation_strings":["Department of Computer Engineering, Ferdowsi University of Mashhad, Mashhad, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007622299","display_name":"Yasser Sedaghat","orcid":"https://orcid.org/0000-0003-4868-546X"},"institutions":[{"id":"https://openalex.org/I86958956","display_name":"Ferdowsi University of Mashhad","ror":"https://ror.org/00g6ka752","country_code":"IR","type":"education","lineage":["https://openalex.org/I86958956"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Yasser Sedaghat","raw_affiliation_strings":["Department of Computer Engineering, Ferdowsi University of Mashhad, Mashhad, Iran"],"affiliations":[{"raw_affiliation_string":"Department of Computer Engineering, Ferdowsi University of Mashhad, Mashhad, Iran","institution_ids":["https://openalex.org/I86958956"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5091535324","display_name":"Juan Antonio Clemente","orcid":"https://orcid.org/0000-0002-7855-1051"},"institutions":[{"id":"https://openalex.org/I121748325","display_name":"Universidad Complutense de Madrid","ror":"https://ror.org/02p0gd045","country_code":"ES","type":"education","lineage":["https://openalex.org/I121748325"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Juan Antonio Clemente","raw_affiliation_strings":["Computer Architecture Department, Universidad Complutense de Madrid, Madrid, Spain"],"affiliations":[{"raw_affiliation_string":"Computer Architecture Department, Universidad Complutense de Madrid, Madrid, Spain","institution_ids":["https://openalex.org/I121748325"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5005715759"],"corresponding_institution_ids":["https://openalex.org/I86958956"],"apc_list":null,"apc_paid":null,"fwci":0.9631,"has_fulltext":false,"cited_by_count":8,"citation_normalized_percentile":{"value":0.75575237,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":98},"biblio":{"volume":"25","issue":"4","first_page":"1408","last_page":"1420"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.7748515605926514},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7455416917800903},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7360068559646606},{"id":"https://openalex.org/keywords/mean-time-between-failures","display_name":"Mean time between failures","score":0.6402453780174255},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.5825909972190857},{"id":"https://openalex.org/keywords/fault-tolerance","display_name":"Fault tolerance","score":0.5692892074584961},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5173096656799316},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5108203887939453},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.45890679955482483},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.45613154768943787},{"id":"https://openalex.org/keywords/task","display_name":"Task (project management)","score":0.4146226942539215},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.41041263937950134},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3619385063648224},{"id":"https://openalex.org/keywords/failure-rate","display_name":"Failure rate","score":0.24356651306152344},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.19890457391738892},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.14793750643730164},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1083279550075531}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.7748515605926514},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7455416917800903},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7360068559646606},{"id":"https://openalex.org/C44154001","wikidata":"https://www.wikidata.org/wiki/Q754940","display_name":"Mean time between failures","level":3,"score":0.6402453780174255},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.5825909972190857},{"id":"https://openalex.org/C63540848","wikidata":"https://www.wikidata.org/wiki/Q3140932","display_name":"Fault tolerance","level":2,"score":0.5692892074584961},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5173096656799316},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5108203887939453},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.45890679955482483},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.45613154768943787},{"id":"https://openalex.org/C2780451532","wikidata":"https://www.wikidata.org/wiki/Q759676","display_name":"Task (project management)","level":2,"score":0.4146226942539215},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.41041263937950134},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3619385063648224},{"id":"https://openalex.org/C163164238","wikidata":"https://www.wikidata.org/wiki/Q2737027","display_name":"Failure rate","level":2,"score":0.24356651306152344},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.19890457391738892},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.14793750643730164},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1083279550075531},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2016.2631724","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2631724","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:www.ucm.es:44680","is_oa":true,"landing_page_url":"https://eprints.ucm.es/44680/1/FINAL%20VERSION.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306400298","display_name":"Library Open Repository (Universidad Complutense Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I121748325","host_organization_name":"Universidad Complutense de Madrid","host_organization_lineage":["https://openalex.org/I121748325"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"}],"best_oa_location":{"id":"pmh:oai:www.ucm.es:44680","is_oa":true,"landing_page_url":"https://eprints.ucm.es/44680/1/FINAL%20VERSION.pdf","pdf_url":null,"source":{"id":"https://openalex.org/S4306400298","display_name":"Library Open Repository (Universidad Complutense Madrid)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I121748325","host_organization_name":"Universidad Complutense de Madrid","host_organization_lineage":["https://openalex.org/I121748325"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G849794773","display_name":null,"funder_award_id":"TIN2013-40968-P","funder_id":"https://openalex.org/F4320322930","funder_display_name":"Ministerio de Ciencia e Innovaci\u00f3n"}],"funders":[{"id":"https://openalex.org/F4320322930","display_name":"Ministerio de Ciencia e Innovaci\u00f3n","ror":"https://ror.org/034900433"},{"id":"https://openalex.org/F4320325384","display_name":"Ministry of Science Research and Technology","ror":"https://ror.org/004v5tb85"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":58,"referenced_works":["https://openalex.org/W197282482","https://openalex.org/W831098635","https://openalex.org/W848975184","https://openalex.org/W1551991454","https://openalex.org/W1932390607","https://openalex.org/W1966486329","https://openalex.org/W1970885193","https://openalex.org/W1971595162","https://openalex.org/W1976834654","https://openalex.org/W1980602225","https://openalex.org/W1981023426","https://openalex.org/W1988533417","https://openalex.org/W1995254493","https://openalex.org/W1995783993","https://openalex.org/W2004342672","https://openalex.org/W2009234973","https://openalex.org/W2016942108","https://openalex.org/W2018453359","https://openalex.org/W2028330544","https://openalex.org/W2031853729","https://openalex.org/W2039188166","https://openalex.org/W2071796522","https://openalex.org/W2072159791","https://openalex.org/W2074812407","https://openalex.org/W2078850599","https://openalex.org/W2091667700","https://openalex.org/W2100034599","https://openalex.org/W2100310940","https://openalex.org/W2109046725","https://openalex.org/W2110015159","https://openalex.org/W2116549540","https://openalex.org/W2130146997","https://openalex.org/W2130630455","https://openalex.org/W2131105764","https://openalex.org/W2134409306","https://openalex.org/W2135181769","https://openalex.org/W2136438021","https://openalex.org/W2138228917","https://openalex.org/W2145091735","https://openalex.org/W2149497783","https://openalex.org/W2150629048","https://openalex.org/W2150650385","https://openalex.org/W2151961246","https://openalex.org/W2153197578","https://openalex.org/W2158735894","https://openalex.org/W2160565804","https://openalex.org/W2172029260","https://openalex.org/W2400936688","https://openalex.org/W2587092010","https://openalex.org/W2770533197","https://openalex.org/W3149661811","https://openalex.org/W4240833370","https://openalex.org/W4243767447","https://openalex.org/W4250195757","https://openalex.org/W4300835888","https://openalex.org/W6623376283","https://openalex.org/W6679076637","https://openalex.org/W6745973469"],"related_works":["https://openalex.org/W2045622931","https://openalex.org/W2130594209","https://openalex.org/W1950809481","https://openalex.org/W2000379092","https://openalex.org/W2152497502","https://openalex.org/W2085988155","https://openalex.org/W2085138612","https://openalex.org/W2184926577","https://openalex.org/W2316937124","https://openalex.org/W2040421909"],"abstract_inverted_index":{"This":[0,25],"paper":[1,119],"presents":[2,120],"a":[3,38,97,121,125],"technique":[4],"to":[5,13,37,114],"improve":[6],"the":[7,10,53,59,62,67,71,81,85,91,107,135,138,163,173],"reliability":[8],"and":[9,106,133,149,152],"mean":[11],"time":[12,93],"failure":[14],"(MTTF)":[15],"of":[16,40,55,61,70,84,124,137,147,156],"hardware":[17,122],"task":[18,31],"graphs":[19],"(TGs)":[20],"running":[21,139],"on":[22,77,95,162],"reconfigurable":[23],"computers.":[24],"technique,":[26],"which":[27],"has":[28],"been":[29],"named":[30],"early":[32,72],"fetch,":[33],"can":[34,177],"be":[35,178],"applied":[36],"sequence":[39],"one":[41],"or":[42],"several":[43],"applications,":[44],"represented":[45],"as":[46],"TGs.":[47,116,140],"It":[48,141],"consists":[49],"in":[50,181],"carrying":[51],"out":[52,180],"reconfiguration":[54],"some":[56],"tasks":[57],"within":[58],"execution":[60,92,136],"previous":[63],"TG,":[64],"plus":[65],"increasing":[66],"redundancy":[68],"level":[69],"fetched":[73],"tasks.":[74],"Experimental":[75],"results":[76],"actual":[78],"TGs":[79],"show":[80],"positive":[82],"impacts":[83],"proposed":[86],"technique.":[87],"Thus,":[88],"without":[89],"deteriorating":[90],"(makespan),":[94],"average,":[96],"114%":[98],"MTTF":[99],"improvement":[100,108],"is":[101,109],"achieved":[102],"for":[103],"no-fault-tolerant":[104],"TGs,":[105],"more":[110],"significant":[111],"when":[112],"applying":[113],"fault-tolerant":[115],"Finally,":[117],"this":[118],"implementation":[123],"manager":[126],"that":[127],"applies":[128],"these":[129],"techniques":[130],"at":[131],"runtime":[132,175],"steers":[134],"demonstrates":[142],"that,":[143],"with":[144],"0.03%":[145],"consumption":[146],"flip-flops":[148],"look-up":[150],"tables":[151],"also":[153],"1.22%":[154],"occupancy":[155],"block":[157],"random":[158],"access":[159],"memory":[160],"available":[161],"Xilinx":[164],"Virtex":[165],"Ultra-":[166],"Scale":[167],"XCVU095-2FFVA2104E":[168],"field":[169],"programmable":[170],"gate":[171],"array,":[172],"required":[174],"computations":[176],"carried":[179],"negligible":[182],"delays.":[183]},"counts_by_year":[{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}