{"id":"https://openalex.org/W2559909657","doi":"https://doi.org/10.1109/tvlsi.2016.2628321","title":"Reordering Tests for Efficient Fail Data Collection and Tester Time Reduction","display_name":"Reordering Tests for Efficient Fail Data Collection and Tester Time Reduction","publication_year":2016,"publication_date":"2016-12-07","ids":{"openalex":"https://openalex.org/W2559909657","doi":"https://doi.org/10.1109/tvlsi.2016.2628321","mag":"2559909657"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2628321","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2628321","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001421612","display_name":"Shraddha Bodhe","orcid":"https://orcid.org/0000-0003-3808-2796"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Shraddha Bodhe","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5032651920","display_name":"Irith Pomeranz","orcid":"https://orcid.org/0000-0002-5491-7282"},"institutions":[{"id":"https://openalex.org/I219193219","display_name":"Purdue University West Lafayette","ror":"https://ror.org/02dqehb95","country_code":"US","type":"education","lineage":["https://openalex.org/I219193219"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Irith Pomeranz","raw_affiliation_strings":["School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA"],"affiliations":[{"raw_affiliation_string":"School of Electrical and Computer Engineering, Purdue University, West Lafayette, IN, USA","institution_ids":["https://openalex.org/I219193219"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038248556","display_name":"M. Enamul Amyeen","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Enamul Amyeen","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100896813","display_name":"Srikanth Venkataraman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Srikanth Venkataraman","raw_affiliation_strings":["Intel Corporation, Hillsboro, OR, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5001421612"],"corresponding_institution_ids":["https://openalex.org/I219193219"],"apc_list":null,"apc_paid":null,"fwci":0.3153,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.59930412,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"25","issue":"4","first_page":"1497","last_page":"1505"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.710631251335144},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6782680749893188},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.5788395404815674},{"id":"https://openalex.org/keywords/data-collection","display_name":"Data collection","score":0.5558832883834839},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5509136319160461},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.5324552655220032},{"id":"https://openalex.org/keywords/test-data","display_name":"Test data","score":0.4795939028263092},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.4676864743232727},{"id":"https://openalex.org/keywords/set","display_name":"Set (abstract data type)","score":0.46362021565437317},{"id":"https://openalex.org/keywords/data-mining","display_name":"Data mining","score":0.44461187720298767},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.4316522777080536},{"id":"https://openalex.org/keywords/volume","display_name":"Volume (thermodynamics)","score":0.41939622163772583},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.4086230993270874},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.33646005392074585},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18627190589904785},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.13723987340927124},{"id":"https://openalex.org/keywords/statistics","display_name":"Statistics","score":0.10652554035186768},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07519587874412537}],"concepts":[{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.710631251335144},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6782680749893188},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.5788395404815674},{"id":"https://openalex.org/C133462117","wikidata":"https://www.wikidata.org/wiki/Q4929239","display_name":"Data collection","level":2,"score":0.5558832883834839},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5509136319160461},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.5324552655220032},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.4795939028263092},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.4676864743232727},{"id":"https://openalex.org/C177264268","wikidata":"https://www.wikidata.org/wiki/Q1514741","display_name":"Set (abstract data type)","level":2,"score":0.46362021565437317},{"id":"https://openalex.org/C124101348","wikidata":"https://www.wikidata.org/wiki/Q172491","display_name":"Data mining","level":1,"score":0.44461187720298767},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.4316522777080536},{"id":"https://openalex.org/C20556612","wikidata":"https://www.wikidata.org/wiki/Q4469374","display_name":"Volume (thermodynamics)","level":2,"score":0.41939622163772583},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4086230993270874},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.33646005392074585},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18627190589904785},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.13723987340927124},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.10652554035186768},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07519587874412537},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2628321","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2628321","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3240848558","display_name":null,"funder_award_id":"2013-TJ-2469","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1546411388","https://openalex.org/W1592030557","https://openalex.org/W1981209220","https://openalex.org/W2001732005","https://openalex.org/W2031335280","https://openalex.org/W2066389799","https://openalex.org/W2076500614","https://openalex.org/W2110634061","https://openalex.org/W2132819815","https://openalex.org/W2138735239","https://openalex.org/W2139677265","https://openalex.org/W2142736763","https://openalex.org/W2144727130","https://openalex.org/W2151443931","https://openalex.org/W2155171480","https://openalex.org/W2167012192","https://openalex.org/W2408450234","https://openalex.org/W3146581747","https://openalex.org/W6632832040","https://openalex.org/W6635454259","https://openalex.org/W6676498741"],"related_works":["https://openalex.org/W2378211422","https://openalex.org/W2745001401","https://openalex.org/W4321353415","https://openalex.org/W2130974462","https://openalex.org/W972276598","https://openalex.org/W4246352526","https://openalex.org/W1895064253","https://openalex.org/W2035832568","https://openalex.org/W1606802855","https://openalex.org/W3121464923"],"abstract_inverted_index":{"During":[0],"fail":[1,15,31,156],"data":[2,16,32,157],"collection,":[3],"a":[4,86,92,106],"tester":[5,23],"collects":[6],"information":[7,63],"that":[8,64,79,95,119,150],"is":[9,65,74],"useful":[10,81,100,125],"for":[11,82,101,126,136],"defect":[12,68,71,83],"diagnosis.":[13,52,69],"If":[14],"collection":[17,158],"can":[18,38],"be":[19,34,99,124],"terminated":[20],"early,":[21],"the":[22,28,40,44,49,112,117,120,131,143,162],"time":[24],"as":[25,27],"well":[26],"volume":[29],"of":[30,51,88,91,105,130,145],"will":[33,123],"reduced.":[35],"Test":[36],"reordering":[37,57,152],"enhance":[39],"ability":[41],"to":[42,76,98,154],"terminate":[43,155],"process":[45],"early":[46,159],"without":[47,160],"affecting":[48],"quality":[50],"In":[53],"this":[54,146],"paper,":[55],"test":[56,113,151],"targets":[58],"logic":[59,137],"defects":[60,138],"based":[61,115],"on":[62,116],"derived":[66],"during":[67],"The":[70,133],"diagnosis":[72,84,163],"procedure":[73],"enhanced":[75],"identify":[77],"tests":[78,122],"are":[80,96,108],"across":[85],"sample":[87],"faulty":[89,103,128],"instances":[90,104,129],"circuit.":[93,132],"Tests":[94],"determined":[97],"more":[102],"circuit":[107],"placed":[109],"earlier":[110],"in":[111,139],"set":[114],"expectation":[118],"same":[121],"other":[127],"experimental":[134],"results":[135],"benchmark":[140],"circuits":[141],"support":[142],"effectiveness":[144],"approach":[147],"and":[148],"indicate":[149],"helps":[153],"impacting":[161],"quality.":[164]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}