{"id":"https://openalex.org/W2550478274","doi":"https://doi.org/10.1109/tvlsi.2016.2620168","title":"Write-Amount-Aware Management Policies for STT-RAM Caches","display_name":"Write-Amount-Aware Management Policies for STT-RAM Caches","publication_year":2016,"publication_date":"2016-11-16","ids":{"openalex":"https://openalex.org/W2550478274","doi":"https://doi.org/10.1109/tvlsi.2016.2620168","mag":"2550478274"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2620168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2620168","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5058659809","display_name":"Hyeonggyu Kim","orcid":"https://orcid.org/0000-0002-3695-8216"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyeonggyu Kim","raw_affiliation_strings":["School of Computing, KAIST, Daejeon, South Korea"],"raw_orcid":"https://orcid.org/0000-0002-3695-8216","affiliations":[{"raw_affiliation_string":"School of Computing, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102907692","display_name":"Soontae Kim","orcid":"https://orcid.org/0000-0001-5106-8409"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Soontae Kim","raw_affiliation_strings":["School of Computing, KAIST, Daejeon, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"School of Computing, KAIST, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5045183410","display_name":"Jooheung Lee","orcid":"https://orcid.org/0000-0002-6987-879X"},"institutions":[{"id":"https://openalex.org/I94588446","display_name":"Hongik University","ror":"https://ror.org/00egdv862","country_code":"KR","type":"education","lineage":["https://openalex.org/I94588446"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jooheung Lee","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Hongik University, Sejong, South Korea"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Hongik University, Sejong, South Korea","institution_ids":["https://openalex.org/I94588446"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.8331,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.91810276,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"25","issue":"4","first_page":"1588","last_page":"1592"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10049","display_name":"Magnetic properties of thin films","score":0.9984999895095825,"subfield":{"id":"https://openalex.org/subfields/3107","display_name":"Atomic and Molecular Physics, and Optics"},"field":{"id":"https://openalex.org/fields/31","display_name":"Physics and Astronomy"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7732099890708923},{"id":"https://openalex.org/keywords/cache","display_name":"Cache","score":0.760084331035614},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5264759063720703},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.4717094600200653},{"id":"https://openalex.org/keywords/cpu-cache","display_name":"CPU cache","score":0.46664905548095703},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.46063435077667236},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.42857855558395386},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.413273423910141},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.40940919518470764},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.2856563925743103},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.24183350801467896},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.18040329217910767},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10572183132171631}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7732099890708923},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.760084331035614},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5264759063720703},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.4717094600200653},{"id":"https://openalex.org/C189783530","wikidata":"https://www.wikidata.org/wiki/Q352090","display_name":"CPU cache","level":3,"score":0.46664905548095703},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.46063435077667236},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.42857855558395386},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.413273423910141},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.40940919518470764},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.2856563925743103},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.24183350801467896},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.18040329217910767},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10572183132171631},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2620168","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2620168","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G3220322412","display_name":null,"funder_award_id":"2014R1A2A2A01007051","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W3076771","https://openalex.org/W1513547380","https://openalex.org/W1941299990","https://openalex.org/W2002885803","https://openalex.org/W2010202670","https://openalex.org/W2034097727","https://openalex.org/W2036853599","https://openalex.org/W2040832575","https://openalex.org/W2090812598","https://openalex.org/W2092406519","https://openalex.org/W2100741459","https://openalex.org/W2126810113","https://openalex.org/W2134863171","https://openalex.org/W2147657366","https://openalex.org/W2338546029"],"related_works":["https://openalex.org/W2186949690","https://openalex.org/W2167303720","https://openalex.org/W2154109900","https://openalex.org/W2497617944","https://openalex.org/W3019064768","https://openalex.org/W1563139915","https://openalex.org/W2109715593","https://openalex.org/W2061075966","https://openalex.org/W3019683061","https://openalex.org/W3147501184"],"abstract_inverted_index":{"Spin-transfer":[0],"torque":[1],"random":[2,84],"access":[3,85],"memory":[4,15,86],"(STT-RAM)":[5],"technology":[6],"has":[7,29],"emerged":[8],"as":[9,33],"one":[10],"of":[11,43,50,55,82,109,136,142],"the":[12,41,48,53,80,122,134,143,151,161],"most":[13],"promising":[14],"technologies":[16],"owing":[17],"to":[18,40,65,102,133],"its":[19],"nonvolatility,":[20],"high":[21,34],"density,":[22],"and":[23,38,89,104,112,126,130,159],"low-leakage":[24],"power":[25],"characteristics.":[26],"However,":[27],"STT-RAM":[28,51,91],"certain":[30],"drawbacks":[31],"such":[32,67],"write":[35,44,123],"energy":[36,110,124,154],"consumption":[37,111,125,155],"limits":[39],"number":[42],"cycles.":[45],"To":[46],"enable":[47],"adoption":[49],"in":[52,79,107,166],"implementation":[54],"cache":[56,59,75,153],"memories,":[57],"new":[58],"hierarchy":[60,76],"management":[61,77,119],"policies":[62,78,106],"are":[63,128],"required":[64],"overcome":[66],"drawbacks.":[68],"In":[69],"this":[70],"brief,":[71],"we":[72],"evaluated":[73],"several":[74],"context":[81],"static":[83],"L1":[87],"caches":[88],"an":[90],"L2":[92,152],"cache.":[93],"We":[94,114],"found":[95],"that":[96],"a":[97,117,147,167],"nonexclusive":[98,148],"policy":[99,120,145,149],"is":[100],"superior":[101],"noninclusive":[103],"exclusive":[105],"terms":[108],"endurance.":[113],"also":[115],"propose":[116],"sub-block-based":[118],"because":[121],"endurance":[127],"proportional":[129,132],"inversely":[131],"amount":[135],"written":[137],"data,":[138],"respectively.":[139],"A":[140],"combination":[141],"proposed":[144],"with":[146],"reduces":[150],"by":[156,163],"33.3%":[157],"(31.5%)":[158],"improves":[160],"lifetime":[162],"56.3%":[164],"(56.8%)":[165],"single-core":[168],"(quad-core)":[169],"system.":[170]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}