{"id":"https://openalex.org/W2524537451","doi":"https://doi.org/10.1109/tvlsi.2016.2608984","title":"Trimodal Scan-Based Test Paradigm","display_name":"Trimodal Scan-Based Test Paradigm","publication_year":2016,"publication_date":"2016-09-27","ids":{"openalex":"https://openalex.org/W2524537451","doi":"https://doi.org/10.1109/tvlsi.2016.2608984","mag":"2524537451"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2608984","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2608984","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5046691899","display_name":"Grzegorz Mrugalski","orcid":"https://orcid.org/0000-0001-9378-127X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Grzegorz Mrugalski","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080960636","display_name":"Janusz Rajski","orcid":"https://orcid.org/0000-0003-2124-447X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Janusz Rajski","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002725206","display_name":"J\u0119drzej Solecki","orcid":null},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jedrzej Solecki","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5072675590","display_name":"Jerzy Tyszer","orcid":"https://orcid.org/0000-0001-9722-2344"},"institutions":[{"id":"https://openalex.org/I46597724","display_name":"Pozna\u0144 University of Technology","ror":"https://ror.org/00p7p3302","country_code":"PL","type":"education","lineage":["https://openalex.org/I46597724"]}],"countries":["PL"],"is_corresponding":false,"raw_author_name":"Jerzy Tyszer","raw_affiliation_strings":["Faculty of Electronics and Telecommunications, Pozna\u0144 University of Technology, Pozna\u0144, Poland"],"raw_orcid":"https://orcid.org/0000-0001-9722-2344","affiliations":[{"raw_affiliation_string":"Faculty of Electronics and Telecommunications, Pozna\u0144 University of Technology, Pozna\u0144, Poland","institution_ids":["https://openalex.org/I46597724"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5100337516","display_name":"Chen Wang","orcid":"https://orcid.org/0000-0001-9127-0054"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chen Wang","raw_affiliation_strings":["Mentor Graphics Corporation, Wilsonville, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Mentor Graphics Corporation, Wilsonville, OR, USA","institution_ids":["https://openalex.org/I4210156212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":4.8068,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.95377616,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":94,"max":99},"biblio":{"volume":"25","issue":"3","first_page":"1112","last_page":"1125"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13293","display_name":"Engineering and Test Systems","score":0.9908000230789185,"subfield":{"id":"https://openalex.org/subfields/2207","display_name":"Control and Systems Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.7221056222915649},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7170114517211914},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.7153039574623108},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.7018963098526001},{"id":"https://openalex.org/keywords/boundary-scan","display_name":"Boundary scan","score":0.666897714138031},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6131662130355835},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5597253441810608},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.524756908416748},{"id":"https://openalex.org/keywords/test","display_name":"Test (biology)","score":0.508173942565918},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4186289310455322},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.4060673117637634},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.38580644130706787},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.36546000838279724},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24039599299430847},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.22292768955230713},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.11093109846115112},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.10335558652877808},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08584120869636536}],"concepts":[{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.7221056222915649},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7170114517211914},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.7153039574623108},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.7018963098526001},{"id":"https://openalex.org/C992767","wikidata":"https://www.wikidata.org/wiki/Q895156","display_name":"Boundary scan","level":3,"score":0.666897714138031},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6131662130355835},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5597253441810608},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.524756908416748},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.508173942565918},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4186289310455322},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.4060673117637634},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.38580644130706787},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.36546000838279724},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24039599299430847},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.22292768955230713},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.11093109846115112},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.10335558652877808},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08584120869636536},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2608984","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2608984","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.4300000071525574,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":51,"referenced_works":["https://openalex.org/W327215","https://openalex.org/W52459088","https://openalex.org/W1549164088","https://openalex.org/W1557977552","https://openalex.org/W1627397376","https://openalex.org/W1763985980","https://openalex.org/W1829756786","https://openalex.org/W1863819993","https://openalex.org/W1917155881","https://openalex.org/W1980752348","https://openalex.org/W1983621102","https://openalex.org/W1985440524","https://openalex.org/W1987514371","https://openalex.org/W1995561370","https://openalex.org/W1999775506","https://openalex.org/W2004437077","https://openalex.org/W2015108039","https://openalex.org/W2034030717","https://openalex.org/W2067601098","https://openalex.org/W2069650309","https://openalex.org/W2098824454","https://openalex.org/W2101900253","https://openalex.org/W2104920289","https://openalex.org/W2105182837","https://openalex.org/W2106669085","https://openalex.org/W2111045021","https://openalex.org/W2111151532","https://openalex.org/W2111569953","https://openalex.org/W2126641963","https://openalex.org/W2133884850","https://openalex.org/W2134626087","https://openalex.org/W2135129887","https://openalex.org/W2135615172","https://openalex.org/W2137515777","https://openalex.org/W2149690470","https://openalex.org/W2152408903","https://openalex.org/W2157472099","https://openalex.org/W2160162958","https://openalex.org/W2162256736","https://openalex.org/W2162765851","https://openalex.org/W2167255265","https://openalex.org/W2312034496","https://openalex.org/W4246946477","https://openalex.org/W4246988259","https://openalex.org/W6602054072","https://openalex.org/W6640251397","https://openalex.org/W6645396727","https://openalex.org/W6651354974","https://openalex.org/W6680496137","https://openalex.org/W6684812068","https://openalex.org/W6794063677"],"related_works":["https://openalex.org/W2151301302","https://openalex.org/W2060366923","https://openalex.org/W2129851282","https://openalex.org/W1993653991","https://openalex.org/W2543176856","https://openalex.org/W2569480541","https://openalex.org/W3140571500","https://openalex.org/W4239329966","https://openalex.org/W2158619360","https://openalex.org/W2537616607"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,32,142],"novel":[4],"scan-based":[5],"design":[6],"for":[7,102,113],"test":[8,21,78,127],"(DFT)":[9],"paradigm.":[10],"Compared":[11],"with":[12,75,104],"conventional":[13],"scan,":[14],"the":[15,39,48,61,72,76,85,105,122,125],"presented":[16],"approach":[17],"either":[18],"significantly":[19],"reduces":[20],"application":[22,81],"time":[23,41],"while":[24],"preserving":[25],"high":[26],"fault":[27],"coverage":[28],"or":[29],"allows":[30],"applying":[31],"much":[33],"larger":[34],"number":[35],"of":[36,60,71,100,124],"vectors":[37],"within":[38],"same":[40],"interval.":[42],"An":[43],"equally":[44],"important":[45],"factor":[46],"is":[47],"toggling":[49],"activity":[50],"during":[51],"test-with":[52],"this":[53],"scheme,":[54],"it":[55],"remains":[56],"similar":[57],"to":[58,92],"that":[59,68],"mission":[62],"mode.":[63],"Several":[64],"techniques":[65],"are":[66],"introduced":[67],"allow":[69],"integration":[70],"proposed":[73,126],"scheme":[74,87,128],"state-of-the-art":[77],"generation":[79],"and":[80,115,132,139],"methods.":[82],"In":[83],"particular,":[84],"new":[86],"uses":[88],"redesigned":[89],"scan":[90,95],"cells":[91],"dynamically":[93],"configure":[94],"chains":[96],"into":[97],"different":[98],"modes":[99],"operation":[101],"use":[103],"underlying":[106],"test-per-clock":[107],"principle.":[108],"The":[109],"experimental":[110],"results":[111],"obtained":[112],"large":[114],"complex":[116],"industrial":[117],"application-specific":[118],"IC":[119],"designs":[120],"illustrate":[121],"feasibility":[123],"despite":[129],"additional":[130],"costs":[131],"efforts":[133],"entailed":[134],"in":[135],"consolidating":[136],"architectural":[137],"changes":[138],"operations":[140],"across":[141],"DFT":[143],"flow.":[144]},"counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":8},{"year":2018,"cited_by_count":5},{"year":2017,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}