{"id":"https://openalex.org/W2529692069","doi":"https://doi.org/10.1109/tvlsi.2016.2608953","title":"Delay Analysis for Current Mode Threshold Logic Gate Designs","display_name":"Delay Analysis for Current Mode Threshold Logic Gate Designs","publication_year":2016,"publication_date":"2016-10-04","ids":{"openalex":"https://openalex.org/W2529692069","doi":"https://doi.org/10.1109/tvlsi.2016.2608953","mag":"2529692069"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2608953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2608953","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5059472560","display_name":"Chandra Babu Dara","orcid":"https://orcid.org/0000-0002-6363-4444"},"institutions":[{"id":"https://openalex.org/I1296127346","display_name":"Broadcom (Israel)","ror":"https://ror.org/01jsrac29","country_code":"IL","type":"company","lineage":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"]},{"id":"https://openalex.org/I4210127325","display_name":"Broadcom (United States)","ror":"https://ror.org/035gt5s03","country_code":"US","type":"company","lineage":["https://openalex.org/I4210127325"]}],"countries":["IL","US"],"is_corresponding":true,"raw_author_name":"Chandra Babu Dara","raw_affiliation_strings":["Broadcom Ltd., Sunnyvale, CA, USA","[Broadcom Ltd., Sunnyvale, CA, USA]"],"affiliations":[{"raw_affiliation_string":"Broadcom Ltd., Sunnyvale, CA, USA","institution_ids":["https://openalex.org/I1296127346"]},{"raw_affiliation_string":"[Broadcom Ltd., Sunnyvale, CA, USA]","institution_ids":["https://openalex.org/I4210127325"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108640776","display_name":"Themistoklis Haniotakis","orcid":null},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Themistoklis Haniotakis","raw_affiliation_strings":["Electrical and Computer Engineering Department, Southern Illinois University Carbondale, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Southern Illinois University Carbondale, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5083284025","display_name":"Spyros Tragoudas","orcid":"https://orcid.org/0009-0006-2575-3588"},"institutions":[{"id":"https://openalex.org/I110378019","display_name":"Southern Illinois University Carbondale","ror":"https://ror.org/049kefs16","country_code":"US","type":"education","lineage":["https://openalex.org/I110378019","https://openalex.org/I2801502357"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Spyros Tragoudas","raw_affiliation_strings":["Electrical and Computer Engineering Department, Southern Illinois University Carbondale, Carbondale, IL, USA"],"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Southern Illinois University Carbondale, Carbondale, IL, USA","institution_ids":["https://openalex.org/I110378019"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5059472560"],"corresponding_institution_ids":["https://openalex.org/I1296127346","https://openalex.org/I4210127325"],"apc_list":null,"apc_paid":null,"fwci":2.0214,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.87937097,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":"25","issue":"3","first_page":"1063","last_page":"1071"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/delay-calculation","display_name":"Delay calculation","score":0.7396919131278992},{"id":"https://openalex.org/keywords/current-mode-logic","display_name":"Current-mode logic","score":0.7189396619796753},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.6611306667327881},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.66051185131073},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6355538368225098},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6059117317199707},{"id":"https://openalex.org/keywords/and-or-invert","display_name":"AND-OR-Invert","score":0.4996631145477295},{"id":"https://openalex.org/keywords/energy","display_name":"Energy (signal processing)","score":0.49318188428878784},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.45970022678375244},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.4572162330150604},{"id":"https://openalex.org/keywords/gate-equivalent","display_name":"Gate equivalent","score":0.4483741521835327},{"id":"https://openalex.org/keywords/and-gate","display_name":"AND gate","score":0.43560653924942017},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.4353291988372803},{"id":"https://openalex.org/keywords/or-gate","display_name":"OR gate","score":0.4242319166660309},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.387035608291626},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.374008446931839},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.35804659128189087},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3249353766441345},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.2806837558746338},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2457922101020813},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.20311462879180908},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1484357714653015},{"id":"https://openalex.org/keywords/gate-oxide","display_name":"Gate oxide","score":0.08956125378608704}],"concepts":[{"id":"https://openalex.org/C174086752","wikidata":"https://www.wikidata.org/wiki/Q5253471","display_name":"Delay calculation","level":3,"score":0.7396919131278992},{"id":"https://openalex.org/C2780295579","wikidata":"https://www.wikidata.org/wiki/Q5195108","display_name":"Current-mode logic","level":3,"score":0.7189396619796753},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.6611306667327881},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.66051185131073},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6355538368225098},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6059117317199707},{"id":"https://openalex.org/C130126468","wikidata":"https://www.wikidata.org/wiki/Q4652943","display_name":"AND-OR-Invert","level":5,"score":0.4996631145477295},{"id":"https://openalex.org/C186370098","wikidata":"https://www.wikidata.org/wiki/Q442787","display_name":"Energy (signal processing)","level":2,"score":0.49318188428878784},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.45970022678375244},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.4572162330150604},{"id":"https://openalex.org/C60697091","wikidata":"https://www.wikidata.org/wiki/Q5527009","display_name":"Gate equivalent","level":5,"score":0.4483741521835327},{"id":"https://openalex.org/C10418432","wikidata":"https://www.wikidata.org/wiki/Q560370","display_name":"AND gate","level":3,"score":0.43560653924942017},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.4353291988372803},{"id":"https://openalex.org/C58140894","wikidata":"https://www.wikidata.org/wiki/Q560398","display_name":"OR gate","level":4,"score":0.4242319166660309},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.387035608291626},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.374008446931839},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.35804659128189087},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3249353766441345},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.2806837558746338},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2457922101020813},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.20311462879180908},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1484357714653015},{"id":"https://openalex.org/C2361726","wikidata":"https://www.wikidata.org/wiki/Q5527031","display_name":"Gate oxide","level":4,"score":0.08956125378608704},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C105795698","wikidata":"https://www.wikidata.org/wiki/Q12483","display_name":"Statistics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2608953","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2608953","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.8999999761581421}],"awards":[{"id":"https://openalex.org/G5332070544","display_name":null,"funder_award_id":"NSF IIP 1432026","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6835398474","display_name":null,"funder_award_id":"NSF IIP 1230757","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8783555214","display_name":null,"funder_award_id":"NSF IIP 1361847","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W1662824729","https://openalex.org/W1999256336","https://openalex.org/W2077128396","https://openalex.org/W2081237810","https://openalex.org/W2090559915","https://openalex.org/W2137906726","https://openalex.org/W2139297897","https://openalex.org/W2146893103","https://openalex.org/W2151687972","https://openalex.org/W2155296713","https://openalex.org/W2160142098","https://openalex.org/W2162744782","https://openalex.org/W2207614112","https://openalex.org/W2260374957","https://openalex.org/W4249951793","https://openalex.org/W4295827620","https://openalex.org/W6681819841"],"related_works":["https://openalex.org/W2134806353","https://openalex.org/W131039146","https://openalex.org/W2290310756","https://openalex.org/W2997751809","https://openalex.org/W1576731273","https://openalex.org/W2150435684","https://openalex.org/W2901267638","https://openalex.org/W2791258803","https://openalex.org/W2794817043","https://openalex.org/W2529692069"],"abstract_inverted_index":{"Current":[0],"mode":[1,28,73],"is":[2,41],"a":[3,23],"popular":[4],"CMOS-based":[5],"implementation":[6,25,74],"of":[7,26],"threshold":[8,29],"logic":[9],"functions,":[10],"where":[11],"the":[12,17,49,54,64,70,78],"gate":[13,33,55],"delay":[14,34,82],"depends":[15],"on":[16,59],"sensor":[18,50,66],"size.":[19],"This":[20],"paper":[21],"presents":[22],"new":[24],"current":[27,72],"functions":[30],"for":[31],"improved":[32],"and":[35],"switching":[36,86],"energy.":[37,87],"An":[38],"analytical":[39],"method":[40,75],"also":[42],"proposed":[43,71],"in":[44,81],"order":[45],"to":[46],"identify":[47],"quickly":[48],"size":[51,67],"that":[52,69],"minimizes":[53],"delay.":[56],"Simulation":[57],"results":[58],"different":[60],"gates":[61],"implemented":[62],"using":[63],"optimum":[65],"indicate":[68],"outperforms":[76],"consistently":[77],"existing":[79],"implementations":[80],"as":[83,85],"well":[84]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":6},{"year":2017,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}