{"id":"https://openalex.org/W2511568025","doi":"https://doi.org/10.1109/tvlsi.2016.2603923","title":"Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications","display_name":"Area and Energy-Efficient Complementary Dual-Modular Redundancy Dynamic Memory for Space Applications","publication_year":2016,"publication_date":"2016-09-08","ids":{"openalex":"https://openalex.org/W2511568025","doi":"https://doi.org/10.1109/tvlsi.2016.2603923","mag":"2511568025"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2603923","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2603923","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Robert Giterman","orcid":"https://orcid.org/0000-0002-3845-4580"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Robert Giterman","raw_affiliation_strings":["Emerging Nanoscale Integrated Circuits and Systems Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":"https://orcid.org/0000-0002-3845-4580","affiliations":[{"raw_affiliation_string":"Emerging Nanoscale Integrated Circuits and Systems Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5062332267","display_name":"Lior Atias","orcid":null},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Lior Atias","raw_affiliation_strings":["Emerging Nanoscale Integrated Circuits and Systems Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Emerging Nanoscale Integrated Circuits and Systems Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5026444183","display_name":"Adam Teman","orcid":"https://orcid.org/0000-0002-8233-4711"},"institutions":[{"id":"https://openalex.org/I13955877","display_name":"Bar-Ilan University","ror":"https://ror.org/03kgsv495","country_code":"IL","type":"education","lineage":["https://openalex.org/I13955877"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Adam Teman","raw_affiliation_strings":["Emerging Nanoscale Integrated Circuits and Systems Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Emerging Nanoscale Integrated Circuits and Systems Laboratories, Faculty of Engineering, Bar-Ilan University, Ramat Gan, Israel","institution_ids":["https://openalex.org/I13955877"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I13955877"],"apc_list":null,"apc_paid":null,"fwci":1.4877,"has_fulltext":false,"cited_by_count":34,"citation_normalized_percentile":{"value":0.84301049,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":"25","issue":"2","first_page":"502","last_page":"509"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9961000084877014,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9950000047683716,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.789421021938324},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6917003393173218},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.6205812096595764},{"id":"https://openalex.org/keywords/triple-modular-redundancy","display_name":"Triple modular redundancy","score":0.6013181209564209},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.5947275757789612},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.5743947625160217},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.5222623944282532},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5089471340179443},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5080137252807617},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.49145758152008057},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4562796354293823},{"id":"https://openalex.org/keywords/dynamic-random-access-memory","display_name":"Dynamic random-access memory","score":0.43687331676483154},{"id":"https://openalex.org/keywords/memory-footprint","display_name":"Memory footprint","score":0.43236249685287476},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3424854278564453},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.3013734817504883},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1379280686378479},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12351524829864502}],"concepts":[{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.789421021938324},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6917003393173218},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.6205812096595764},{"id":"https://openalex.org/C196371267","wikidata":"https://www.wikidata.org/wiki/Q3998979","display_name":"Triple modular redundancy","level":3,"score":0.6013181209564209},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.5947275757789612},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.5743947625160217},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.5222623944282532},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5089471340179443},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5080137252807617},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.49145758152008057},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4562796354293823},{"id":"https://openalex.org/C118702147","wikidata":"https://www.wikidata.org/wiki/Q189396","display_name":"Dynamic random-access memory","level":3,"score":0.43687331676483154},{"id":"https://openalex.org/C74912251","wikidata":"https://www.wikidata.org/wiki/Q6815727","display_name":"Memory footprint","level":2,"score":0.43236249685287476},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3424854278564453},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.3013734817504883},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1379280686378479},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12351524829864502},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2603923","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2603923","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":39,"referenced_works":["https://openalex.org/W1827639723","https://openalex.org/W1920035166","https://openalex.org/W1970206713","https://openalex.org/W1971936677","https://openalex.org/W1975907171","https://openalex.org/W1978783977","https://openalex.org/W1984857720","https://openalex.org/W1985713288","https://openalex.org/W2002293402","https://openalex.org/W2013758147","https://openalex.org/W2050431855","https://openalex.org/W2059194137","https://openalex.org/W2070701822","https://openalex.org/W2075778001","https://openalex.org/W2083460522","https://openalex.org/W2083621035","https://openalex.org/W2093163564","https://openalex.org/W2094660878","https://openalex.org/W2097346754","https://openalex.org/W2099569658","https://openalex.org/W2101838114","https://openalex.org/W2116370472","https://openalex.org/W2131833150","https://openalex.org/W2135005342","https://openalex.org/W2138815251","https://openalex.org/W2141068710","https://openalex.org/W2152652532","https://openalex.org/W2153751624","https://openalex.org/W2153953229","https://openalex.org/W2157923286","https://openalex.org/W2160155636","https://openalex.org/W2161091390","https://openalex.org/W2167002145","https://openalex.org/W2169254475","https://openalex.org/W2170171948","https://openalex.org/W2179473349","https://openalex.org/W2339028983","https://openalex.org/W2546044294","https://openalex.org/W3149410719"],"related_works":["https://openalex.org/W1749592617","https://openalex.org/W1945780379","https://openalex.org/W2116473596","https://openalex.org/W1972002693","https://openalex.org/W2149051075","https://openalex.org/W1996481562","https://openalex.org/W2013129194","https://openalex.org/W167580156","https://openalex.org/W2161895684","https://openalex.org/W2511568025"],"abstract_inverted_index":{"The":[0,37,84],"limited":[1],"size":[2],"and":[3,115],"power":[4,119],"budgets":[5],"of":[6],"space-bound":[7],"systems":[8],"often":[9],"contradict":[10],"the":[11,25,77,109,125],"requirements":[12],"for":[13,28,80],"reliable":[14],"circuit":[15],"operation":[16],"within":[17],"high-radiation":[18],"environments.":[19],"In":[20,107],"this":[21],"paper,":[22],"we":[23],"propose":[24],"smallest":[26],"solution":[27],"soft-error":[29,82],"tolerant":[30],"embedded":[31],"memory":[32,43,50,78,86,111],"yet":[33],"to":[34,58,76],"be":[35],"presented.":[36],"proposed":[38,85],"complementary":[39,55],"dual-modular":[40],"redundancy":[41],"(CDMR)":[42],"is":[44,74],"based":[45],"on":[46],"a":[47,90,98],"four-transistor":[48],"dynamic":[49],"core":[51],"that":[52],"internally":[53],"stores":[54],"data":[56],"values":[57],"provide":[59],"an":[60,71],"inherent":[61],"per-bit":[62],"error":[63],"detection":[64],"capability.":[65],"By":[66],"adding":[67],"simple,":[68],"low-overhead":[69],"parity,":[70],"error-correction":[72],"capability":[73],"added":[75],"architecture":[79],"robust":[81],"protection.":[83],"was":[87],"implemented":[88],"in":[89],"65-nm":[91],"CMOS":[92],"technology,":[93],"displaying":[94],"as":[95,97],"much":[96],"3.5\u00d71":[99],"smaller":[100],"silicon":[101],"footprint":[102],"than":[103,120],"other":[104,121],"radiation-hardened":[105],"bitcells.":[106],"addition,":[108],"CDMR":[110],"consumes":[112],"between":[113],"48%":[114],"87%":[116],"less":[117],"standby":[118],"considered":[122],"solutions":[123],"across":[124],"entire":[126],"operating":[127],"region.":[128]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":7},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":8},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}