{"id":"https://openalex.org/W2513581041","doi":"https://doi.org/10.1109/tvlsi.2016.2600267","title":"All-Synthesizable Current-Mode Transmitter Driver for USB2.0 Interface","display_name":"All-Synthesizable Current-Mode Transmitter Driver for USB2.0 Interface","publication_year":2016,"publication_date":"2016-08-31","ids":{"openalex":"https://openalex.org/W2513581041","doi":"https://doi.org/10.1109/tvlsi.2016.2600267","mag":"2513581041"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2600267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2600267","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5005766883","display_name":"Kihwan Seong","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Kihwan Seong","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008470986","display_name":"Won\u2013Cheol Lee","orcid":"https://orcid.org/0000-0001-8535-3988"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Won-Cheol Lee","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5052722005","display_name":"Byungsub Kim","orcid":"https://orcid.org/0000-0003-1528-6235"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Byungsub Kim","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033088278","display_name":"Jae\u2010Yoon Sim","orcid":"https://orcid.org/0000-0003-1814-6211"},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Jae-Yoon Sim","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103066003","display_name":"Hong-June Park","orcid":null},"institutions":[{"id":"https://openalex.org/I123900574","display_name":"Pohang University of Science and Technology","ror":"https://ror.org/04xysgw12","country_code":"KR","type":"education","lineage":["https://openalex.org/I123900574"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hong-June Park","raw_affiliation_strings":["Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electronic and Electrical Engineering, Pohang University of Science and Technology, Pohang, South Korea","institution_ids":["https://openalex.org/I123900574"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5005766883"],"corresponding_institution_ids":["https://openalex.org/I123900574"],"apc_list":null,"apc_paid":null,"fwci":0.3675,"has_fulltext":false,"cited_by_count":6,"citation_normalized_percentile":{"value":0.65672829,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":"2","first_page":"788","last_page":"792"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11444","display_name":"Electromagnetic Compatibility and Noise Suppression","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9976000189781189,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/transmitter","display_name":"Transmitter","score":0.6069481372833252},{"id":"https://openalex.org/keywords/software-portability","display_name":"Software portability","score":0.5871838927268982},{"id":"https://openalex.org/keywords/swing","display_name":"Swing","score":0.5758354067802429},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5709801912307739},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.544246256351471},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.5098325610160828},{"id":"https://openalex.org/keywords/serdes","display_name":"SerDes","score":0.47790631651878357},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4714931845664978},{"id":"https://openalex.org/keywords/driver-circuit","display_name":"Driver circuit","score":0.4441395401954651},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4406895041465759},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.42230477929115295},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.38694125413894653},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3713245391845703},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2527596056461334},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.12418746948242188},{"id":"https://openalex.org/keywords/channel","display_name":"Channel (broadcasting)","score":0.08768996596336365},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.07717588543891907}],"concepts":[{"id":"https://openalex.org/C47798520","wikidata":"https://www.wikidata.org/wiki/Q190157","display_name":"Transmitter","level":3,"score":0.6069481372833252},{"id":"https://openalex.org/C63000827","wikidata":"https://www.wikidata.org/wiki/Q3080428","display_name":"Software portability","level":2,"score":0.5871838927268982},{"id":"https://openalex.org/C65655974","wikidata":"https://www.wikidata.org/wiki/Q14867674","display_name":"Swing","level":2,"score":0.5758354067802429},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5709801912307739},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.544246256351471},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.5098325610160828},{"id":"https://openalex.org/C19707634","wikidata":"https://www.wikidata.org/wiki/Q6510662","display_name":"SerDes","level":2,"score":0.47790631651878357},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4714931845664978},{"id":"https://openalex.org/C183848499","wikidata":"https://www.wikidata.org/wiki/Q4167572","display_name":"Driver circuit","level":3,"score":0.4441395401954651},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4406895041465759},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.42230477929115295},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.38694125413894653},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3713245391845703},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2527596056461334},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.12418746948242188},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.08768996596336365},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.07717588543891907},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/tvlsi.2016.2600267","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2600267","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/37497","is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/37497","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"},{"id":"pmh:oai:oasis.postech.ac.kr:2014.oak/37552","is_oa":false,"landing_page_url":"https://oasis.postech.ac.kr/handle/2014.oak/37552","pdf_url":null,"source":{"id":"https://openalex.org/S4306401965","display_name":"Open Access System for Information Sharing (Pohang University of Science and Technology)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I123900574","host_organization_name":"Pohang University of Science and Technology","host_organization_lineage":["https://openalex.org/I123900574"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"Article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.8399999737739563,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320322202","display_name":"IC Design Education Center","ror":"https://ror.org/005v57z85"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1604407482","https://openalex.org/W1983740965","https://openalex.org/W2006427734","https://openalex.org/W2065087385","https://openalex.org/W2068717871","https://openalex.org/W2086096252","https://openalex.org/W2086877167","https://openalex.org/W2101597431","https://openalex.org/W2113433913","https://openalex.org/W6636005088","https://openalex.org/W6672169799","https://openalex.org/W6677236530"],"related_works":["https://openalex.org/W107105315","https://openalex.org/W2145876553","https://openalex.org/W2139221936","https://openalex.org/W4367156293","https://openalex.org/W2017861587","https://openalex.org/W1584537303","https://openalex.org/W4388155270","https://openalex.org/W2529558273","https://openalex.org/W2546227945","https://openalex.org/W2563562482"],"abstract_inverted_index":{"An":[0],"all-synthesizable":[1],"current-mode":[2,32],"transmitter":[3],"driver":[4,21,53],"for":[5],"a":[6,41],"USB2.0":[7,51],"high-speed":[8],"(480":[9],"Mb/s)":[10],"interface":[11],"was":[12,22,44],"proposed":[13,20],"to":[14,48],"enhance":[15],"the":[16,30,49,55],"design":[17],"portability.":[18],"The":[19],"implemented":[23],"using":[24],"tristate":[25],"inverter":[26],"cells.":[27],"It":[28,43],"uses":[29],"differential":[31],"architecture,":[33],"with":[34,54],"variable":[35],"output":[36],"voltage":[37],"swing,":[38],"and":[39,58],"includes":[40],"predriver.":[42],"also":[45],"successfully":[46],"applied":[47],"480-Mb/s":[50],"TX":[52],"synthesized":[56],"serializer":[57],"phase-locked":[59],"loop.":[60]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}