{"id":"https://openalex.org/W2509650346","doi":"https://doi.org/10.1109/tvlsi.2016.2595627","title":"Conditional-Boosting Flip-Flop for Near-Threshold Voltage Application","display_name":"Conditional-Boosting Flip-Flop for Near-Threshold Voltage Application","publication_year":2016,"publication_date":"2016-08-09","ids":{"openalex":"https://openalex.org/W2509650346","doi":"https://doi.org/10.1109/tvlsi.2016.2595627","mag":"2509650346"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2595627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2595627","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101684614","display_name":"Ji Hoon Park","orcid":"https://orcid.org/0000-0003-4776-5206"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Ji-Hoon Park","raw_affiliation_strings":["School of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5051439340","display_name":"Hyun-Seung Seo","orcid":null},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Hyun-Seung Seo","raw_affiliation_strings":["School of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012892234","display_name":"Bai\u2010Sun Kong","orcid":"https://orcid.org/0000-0002-1077-7038"},"institutions":[{"id":"https://openalex.org/I848706","display_name":"Sungkyunkwan University","ror":"https://ror.org/04q78tk20","country_code":"KR","type":"education","lineage":["https://openalex.org/I848706"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Bai-Sun Kong","raw_affiliation_strings":["School of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Information and Communication Engineering, Sungkyunkwan University, Suwon, South Korea","institution_ids":["https://openalex.org/I848706"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101684614"],"corresponding_institution_ids":["https://openalex.org/I848706"],"apc_list":null,"apc_paid":null,"fwci":0.1838,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.57321049,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"25","issue":"2","first_page":"779","last_page":"782"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.8773939609527588},{"id":"https://openalex.org/keywords/boosting","display_name":"Boosting (machine learning)","score":0.8386216163635254},{"id":"https://openalex.org/keywords/flip","display_name":"Flip","score":0.5921118259429932},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5308184623718262},{"id":"https://openalex.org/keywords/threshold-voltage","display_name":"Threshold voltage","score":0.42029470205307007},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.40870630741119385},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.398048996925354},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3213420510292053},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.2993083596229553},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.2863582670688629},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19375863671302795},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10399037599563599}],"concepts":[{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.8773939609527588},{"id":"https://openalex.org/C46686674","wikidata":"https://www.wikidata.org/wiki/Q466303","display_name":"Boosting (machine learning)","level":2,"score":0.8386216163635254},{"id":"https://openalex.org/C2776591724","wikidata":"https://www.wikidata.org/wiki/Q5459651","display_name":"Flip","level":3,"score":0.5921118259429932},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5308184623718262},{"id":"https://openalex.org/C195370968","wikidata":"https://www.wikidata.org/wiki/Q1754002","display_name":"Threshold voltage","level":4,"score":0.42029470205307007},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.40870630741119385},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.398048996925354},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3213420510292053},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.2993083596229553},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.2863582670688629},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19375863671302795},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10399037599563599},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C190283241","wikidata":"https://www.wikidata.org/wiki/Q14599311","display_name":"Apoptosis","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2595627","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2595627","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G1825708855","display_name":null,"funder_award_id":"2013R1A1A2A10009535","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"},{"id":"https://openalex.org/G3976920417","display_name":null,"funder_award_id":"10052653","funder_id":"https://openalex.org/F4320321681","funder_display_name":"Ministry of Trade, Industry and Energy"}],"funders":[{"id":"https://openalex.org/F4320321681","display_name":"Ministry of Trade, Industry and Energy","ror":"https://ror.org/008nkqk13"},{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"},{"id":"https://openalex.org/F4320324161","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1488567546","https://openalex.org/W1994690319","https://openalex.org/W1995665089","https://openalex.org/W1998525920","https://openalex.org/W2018219387","https://openalex.org/W2047694997","https://openalex.org/W2113111001","https://openalex.org/W2120187194","https://openalex.org/W2145876393","https://openalex.org/W2164002677","https://openalex.org/W6649082081","https://openalex.org/W6681475482"],"related_works":["https://openalex.org/W2944644673","https://openalex.org/W2936325888","https://openalex.org/W2482318635","https://openalex.org/W2733322820","https://openalex.org/W4256254028","https://openalex.org/W4236067172","https://openalex.org/W4248274330","https://openalex.org/W4301360729","https://openalex.org/W3142006478","https://openalex.org/W2775189871"],"abstract_inverted_index":{"A":[0],"conditional-boosting":[1],"flip-flop":[2,21,65],"is":[3,12],"proposed":[4,20,64],"for":[5],"ultralow-voltage":[6],"application":[7],"where":[8],"the":[9,16,34,45,63],"supply":[10],"voltage":[11,23,36],"scaled":[13],"down":[14],"to":[15,25,43,68,78,83],"near-threshold":[17,35],"region.":[18,37],"The":[19],"adopts":[22,40],"boosting":[24,52],"provide":[26],"low":[27],"latency":[28,71],"with":[29,72,93],"reduced":[30],"performance":[31,75],"variability":[32,76],"in":[33,56],"It":[38],"also":[39],"conditional":[41],"capture":[42],"minimize":[44],"switching":[46,90],"power":[47],"consumption":[48],"by":[49],"eliminating":[50],"redundant":[51],"operations.":[53],"Experimental":[54],"results":[55],"a":[57],"65-nm":[58],"CMOS":[59],"process":[60,79],"indicated":[61],"that":[62],"provided":[66],"up":[67,82],"72%":[69],"lower":[70],"75%":[73],"less":[74],"due":[77],"variation,":[80],"and":[81],"67%":[84],"improved":[85],"energy-delay":[86],"product":[87],"at":[88],"25%":[89],"activity":[91],"compared":[92],"conventional":[94],"precharged":[95],"differential":[96],"flip-flops.":[97]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}