{"id":"https://openalex.org/W2511742440","doi":"https://doi.org/10.1109/tvlsi.2016.2594948","title":"An HLA-Based Distributed Cosimulation Framework in Mixed-Signal System-on-Chip Design","display_name":"An HLA-Based Distributed Cosimulation Framework in Mixed-Signal System-on-Chip Design","publication_year":2016,"publication_date":"2016-08-09","ids":{"openalex":"https://openalex.org/W2511742440","doi":"https://doi.org/10.1109/tvlsi.2016.2594948","mag":"2511742440"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2594948","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2594948","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5081703172","display_name":"Moon Gi Seok","orcid":"https://orcid.org/0000-0002-8159-9910"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":true,"raw_author_name":"Moon Gi Seok","raw_affiliation_strings":["Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053501953","display_name":"Tag Gon Kim","orcid":"https://orcid.org/0000-0001-7943-6509"},"institutions":[{"id":"https://openalex.org/I157485424","display_name":"Korea Advanced Institute of Science and Technology","ror":"https://ror.org/05apxxy63","country_code":"KR","type":"education","lineage":["https://openalex.org/I157485424"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Tag Gon Kim","raw_affiliation_strings":["Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Korea Advanced Institute of Science and Technology, Daejeon, South Korea","institution_ids":["https://openalex.org/I157485424"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103539374","display_name":"Chang Beom Choi","orcid":null},"institutions":[{"id":"https://openalex.org/I113825674","display_name":"Handong Global University","ror":"https://ror.org/00txhkt32","country_code":"KR","type":"education","lineage":["https://openalex.org/I113825674"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Chang Beom Choi","raw_affiliation_strings":["School of Creative Convergence Education, Handong Global University, Pohang, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Creative Convergence Education, Handong Global University, Pohang, South Korea","institution_ids":["https://openalex.org/I113825674"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5030304824","display_name":"Daejin Park","orcid":"https://orcid.org/0000-0002-5560-873X"},"institutions":[{"id":"https://openalex.org/I31419693","display_name":"Kyungpook National University","ror":"https://ror.org/040c17130","country_code":"KR","type":"education","lineage":["https://openalex.org/I31419693"]}],"countries":["KR"],"is_corresponding":false,"raw_author_name":"Daejin Park","raw_affiliation_strings":["School of Electronics Engineering, Kyungpook National University, Daegu, South Korea"],"affiliations":[{"raw_affiliation_string":"School of Electronics Engineering, Kyungpook National University, Daegu, South Korea","institution_ids":["https://openalex.org/I31419693"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5081703172"],"corresponding_institution_ids":["https://openalex.org/I157485424"],"apc_list":null,"apc_paid":null,"fwci":0.9663,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.74300138,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":"25","issue":"2","first_page":"760","last_page":"764"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/interoperation","display_name":"Interoperation","score":0.8885213136672974},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.775989294052124},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5015771389007568},{"id":"https://openalex.org/keywords/high-level-architecture","display_name":"High-level architecture","score":0.5007410049438477},{"id":"https://openalex.org/keywords/interface","display_name":"Interface (matter)","score":0.4999721050262451},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.497529536485672},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4963248372077942},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.4059714078903198},{"id":"https://openalex.org/keywords/interoperability","display_name":"Interoperability","score":0.39909693598747253},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1395895779132843}],"concepts":[{"id":"https://openalex.org/C139458680","wikidata":"https://www.wikidata.org/wiki/Q12184942","display_name":"Interoperation","level":3,"score":0.8885213136672974},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.775989294052124},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5015771389007568},{"id":"https://openalex.org/C2780863039","wikidata":"https://www.wikidata.org/wiki/Q640931","display_name":"High-level architecture","level":3,"score":0.5007410049438477},{"id":"https://openalex.org/C113843644","wikidata":"https://www.wikidata.org/wiki/Q901882","display_name":"Interface (matter)","level":4,"score":0.4999721050262451},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.497529536485672},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4963248372077942},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.4059714078903198},{"id":"https://openalex.org/C20136886","wikidata":"https://www.wikidata.org/wiki/Q749647","display_name":"Interoperability","level":2,"score":0.39909693598747253},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1395895779132843},{"id":"https://openalex.org/C129307140","wikidata":"https://www.wikidata.org/wiki/Q6795880","display_name":"Maximum bubble pressure method","level":3,"score":0.0},{"id":"https://openalex.org/C157915830","wikidata":"https://www.wikidata.org/wiki/Q2928001","display_name":"Bubble","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2594948","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2594948","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G3250086731","display_name":null,"funder_award_id":"2014R1A6A3A04059410","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"},{"id":"https://openalex.org/G8317085449","display_name":null,"funder_award_id":"2015R1A2A2A01007186","funder_id":"https://openalex.org/F4320322120","funder_display_name":"National Research Foundation of Korea"}],"funders":[{"id":"https://openalex.org/F4320322120","display_name":"National Research Foundation of Korea","ror":"https://ror.org/013aysd81"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1496267491","https://openalex.org/W2116839908","https://openalex.org/W2121092270","https://openalex.org/W2134849231","https://openalex.org/W2146951822","https://openalex.org/W2228800700","https://openalex.org/W3136508752","https://openalex.org/W6629762304","https://openalex.org/W6680083447","https://openalex.org/W6688987964"],"related_works":["https://openalex.org/W2374475734","https://openalex.org/W111000086","https://openalex.org/W2788689285","https://openalex.org/W2010566280","https://openalex.org/W2092992318","https://openalex.org/W2362751462","https://openalex.org/W2150587511","https://openalex.org/W1974804570","https://openalex.org/W2093952776","https://openalex.org/W2313198555"],"abstract_inverted_index":{"In":[0,41],"mixed-signal":[1,158],"system-on-chip":[2],"(SoC)":[3],"design,":[4],"distributed":[5,26],"cosimulation":[6,27,48],"is":[7],"one":[8],"of":[9,35,118],"the":[10,52,72,87,110,114,119,124,133,140,148,154],"practical":[11],"approaches":[12],"for":[13,62],"unifying":[14],"various":[15],"abstracted":[16,106],"hardware":[17],"models":[18,150],"using":[19,153],"different":[20,115],"description":[21],"languages.":[22],"Conventional":[23],"ad":[24],"hoc":[25],"solutions":[28],"do":[29],"not":[30],"have":[31,89],"formal":[32,67,78],"theoretical":[33],"backgrounds":[34],"simulator":[36,68],"integration":[37,79,85],"into":[38,92],"their":[39],"solutions.":[40],"this":[42],"brief,":[43],"we":[44,76],"propose":[45,77],"a":[46,66,93],"general":[47],"framework":[49,156],"based":[50,131],"on":[51,71,132],"high-level":[53],"architecture":[54],"(HLA)":[55],"and":[56,74,80,96,121,146,151],"newly":[57],"defined":[58],"programming":[59],"language":[60],"interface":[61],"interoperation":[63,81],"(PLI-I)":[64],"as":[65],"interface.":[69],"Based":[70],"PLI-I":[73],"HLA,":[75],"procedures.":[82],"To":[83],"reduce":[84],"costs,":[86],"procedures":[88],"been":[90],"developed":[91],"common":[94],"library":[95],"then":[97],"merged":[98],"with":[99],"model-dependent":[100],"signal-event":[101],"converter":[102],"to":[103,112],"handle":[104],"differently":[105],"in/out":[107],"signals.":[108],"During":[109],"interoperation,":[111],"resolve":[113],"time-advance":[116],"mechanisms":[117],"digital":[120],"analog":[122],"simulators,":[123],"adapter":[125],"executes":[126],"an":[127],"advanced":[128],"HLA-based":[129],"synchronization":[130],"presimulation":[134],"concepts.":[135],"The":[136],"case":[137],"study":[138],"shows":[139],"reduced":[141],"design":[142],"effort":[143],"in":[144,157],"integrating":[145],"validating":[147],"heterogeneous":[149],"simulators":[152],"proposed":[155],"SoC":[159],"design.":[160]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":2}],"updated_date":"2026-03-27T05:58:40.876381","created_date":"2025-10-10T00:00:00"}