{"id":"https://openalex.org/W2514526720","doi":"https://doi.org/10.1109/tvlsi.2016.2594238","title":"A Runtime Framework for Robust Application Scheduling With Adaptive Parallelism in the Dark-Silicon Era","display_name":"A Runtime Framework for Robust Application Scheduling With Adaptive Parallelism in the Dark-Silicon Era","publication_year":2016,"publication_date":"2016-08-12","ids":{"openalex":"https://openalex.org/W2514526720","doi":"https://doi.org/10.1109/tvlsi.2016.2594238","mag":"2514526720"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2594238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2594238","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109147387","display_name":"Nishit Kapadia","orcid":null},"institutions":[{"id":"https://openalex.org/I4210088951","display_name":"Synopsys (United States)","ror":"https://ror.org/013by2m91","country_code":"US","type":"company","lineage":["https://openalex.org/I4210088951"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Nishit Kapadia","raw_affiliation_strings":["Synopsys Inc, Hillsboro, OR, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Synopsys Inc, Hillsboro, OR, USA","institution_ids":["https://openalex.org/I4210088951"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018382547","display_name":"Sudeep Pasricha","orcid":"https://orcid.org/0000-0002-0846-0066"},"institutions":[{"id":"https://openalex.org/I92446798","display_name":"Colorado State University","ror":"https://ror.org/03k1gpj17","country_code":"US","type":"education","lineage":["https://openalex.org/I92446798"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sudeep Pasricha","raw_affiliation_strings":["Electrical and Computer Engineering Department, Colorado State University, Fort Collins, CO, USA"],"raw_orcid":"https://orcid.org/0000-0002-0846-0066","affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, Colorado State University, Fort Collins, CO, USA","institution_ids":["https://openalex.org/I92446798"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.3205,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.5833485,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":"25","issue":"2","first_page":"534","last_page":"546"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6995611190795898},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.622137188911438},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.5622382164001465},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.5494340658187866},{"id":"https://openalex.org/keywords/frequency-scaling","display_name":"Frequency scaling","score":0.5466142892837524},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5333291292190552},{"id":"https://openalex.org/keywords/energy-consumption","display_name":"Energy consumption","score":0.5102479457855225},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4467068314552307},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.4348503053188324},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.4336532950401306},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4252229332923889},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.4230909049510956},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42238110303878784},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3892708122730255},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.36636126041412354},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.3249102830886841},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1274152398109436},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11216950416564941}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6995611190795898},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.622137188911438},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.5622382164001465},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.5494340658187866},{"id":"https://openalex.org/C157742956","wikidata":"https://www.wikidata.org/wiki/Q3237776","display_name":"Frequency scaling","level":3,"score":0.5466142892837524},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5333291292190552},{"id":"https://openalex.org/C2780165032","wikidata":"https://www.wikidata.org/wiki/Q16869822","display_name":"Energy consumption","level":2,"score":0.5102479457855225},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4467068314552307},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.4348503053188324},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.4336532950401306},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4252229332923889},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.4230909049510956},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42238110303878784},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3892708122730255},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.36636126041412354},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.3249102830886841},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1274152398109436},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11216950416564941},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2594238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2594238","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.9100000262260437,"display_name":"Affordable and clean energy"}],"awards":[{"id":"https://openalex.org/G8501870917","display_name":null,"funder_award_id":"CCF-1302693","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G856403990","display_name":null,"funder_award_id":"CCF-1252500","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":58,"referenced_works":["https://openalex.org/W566978853","https://openalex.org/W1501077214","https://openalex.org/W1966675677","https://openalex.org/W1967083753","https://openalex.org/W1968547202","https://openalex.org/W1972453692","https://openalex.org/W1975799560","https://openalex.org/W2012622804","https://openalex.org/W2013936189","https://openalex.org/W2015230415","https://openalex.org/W2025746628","https://openalex.org/W2047531244","https://openalex.org/W2049878120","https://openalex.org/W2051746207","https://openalex.org/W2054938676","https://openalex.org/W2072115989","https://openalex.org/W2081166399","https://openalex.org/W2090478397","https://openalex.org/W2096107131","https://openalex.org/W2101360724","https://openalex.org/W2101554015","https://openalex.org/W2105447827","https://openalex.org/W2108408576","https://openalex.org/W2110555369","https://openalex.org/W2125793787","https://openalex.org/W2126652127","https://openalex.org/W2130494464","https://openalex.org/W2139613807","https://openalex.org/W2145021036","https://openalex.org/W2145039691","https://openalex.org/W2150283124","https://openalex.org/W2151664712","https://openalex.org/W2152801763","https://openalex.org/W2152993566","https://openalex.org/W2155142975","https://openalex.org/W2159801533","https://openalex.org/W2160602621","https://openalex.org/W2163723661","https://openalex.org/W2164818635","https://openalex.org/W2166151045","https://openalex.org/W2169875292","https://openalex.org/W3148339845","https://openalex.org/W3150134984","https://openalex.org/W4232663730","https://openalex.org/W4233962317","https://openalex.org/W4235862740","https://openalex.org/W4236302577","https://openalex.org/W4238549726","https://openalex.org/W4238956459","https://openalex.org/W4251154776","https://openalex.org/W4251535115","https://openalex.org/W6654032778","https://openalex.org/W6662506334","https://openalex.org/W6663456003","https://openalex.org/W6668593347","https://openalex.org/W6675438776","https://openalex.org/W6679541067","https://openalex.org/W6680717467"],"related_works":["https://openalex.org/W1680268817","https://openalex.org/W2443567922","https://openalex.org/W2952826045","https://openalex.org/W2383384613","https://openalex.org/W1976634368","https://openalex.org/W782195220","https://openalex.org/W2141691012","https://openalex.org/W2158554422","https://openalex.org/W2070191702","https://openalex.org/W2078224011"],"abstract_inverted_index":{"With":[0],"deeper":[1],"technology":[2],"scaling":[3,130,160],"accompanied":[4],"by":[5,26],"a":[6,17,140],"worsening":[7],"power":[8,69,170],"wall,":[9],"an":[10],"increasing":[11],"proportion":[12],"of":[13,71,81,100,102,147,172,189],"chip":[14,18,151,174],"area":[15],"on":[16,149],"multiprocessor":[19],"(CMP)":[20],"is":[21,53],"expected":[22],"to":[23,36,47,89,111,115,152,161],"be":[24,87,112],"occupied":[25],"dark":[27],"silicon.":[28],"At":[29],"the":[30,66,78,93,98,116,145,150,173],"same":[31],"time,":[32],"design":[33],"challenges":[34],"due":[35],"process":[37,60,83],"variations":[38,58,84,148],"and":[39,68,119,157,165,180,195],"soft":[40,103],"errors":[41,104],"in":[42,59,65,92,132,191,197],"integrated":[43],"circuits":[44],"are":[45],"projected":[46],"become":[48],"even":[49],"more":[50],"severe.":[51],"It":[52],"well":[54,176],"known":[55],"that":[56,143],"spatial":[57],"parameters":[61],"introduce":[62],"significant":[63],"unpredictability":[64],"performance":[67,164,179],"profiles":[70],"CMP":[72],"cores.":[73],"By":[74],"mapping":[75,156],"applications":[76],"onto":[77],"best":[79],"set":[80],"cores,":[82],"can":[85],"potentially":[86],"used":[88],"our":[90],"advantage":[91],"dark-silicon":[94,169],"era.":[95],"In":[96,135],"addition,":[97],"probability":[99],"occurrence":[101],"during":[105],"application":[106,155,192],"execution":[107],"has":[108],"been":[109],"found":[110],"strongly":[113],"related":[114],"supply":[117],"voltage":[118,129,159],"operating":[120],"frequency":[121],"values,":[122],"thus":[123],"necessitating":[124],"reliability":[125,181],"awareness":[126],"within":[127],"runtime":[128,154],"schemes":[131],"contemporary":[133],"CMPs.":[134],"this":[136],"paper,":[137],"we":[138],"present":[139],"novel":[141],"framework":[142],"leverages":[144],"knowledge":[146],"perform":[153],"dynamic":[158],"optimize":[162],"system":[163],"energy,":[166],"while":[167],"satisfying":[168],"constraints":[171],"as":[175,177],"application-specific":[178],"constraints.":[182],"Our":[183],"experimental":[184],"results":[185],"show":[186],"average":[187],"savings":[188],"10%-71%":[190],"service":[193],"times":[194],"13%-38%":[196],"energy":[198],"consumption,":[199],"compared":[200],"with":[201],"prior":[202],"work.":[203]},"counts_by_year":[{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}