{"id":"https://openalex.org/W2491977189","doi":"https://doi.org/10.1109/tvlsi.2016.2589548","title":"Optimized Design of an LSSD Scan Cell","display_name":"Optimized Design of an LSSD Scan Cell","publication_year":2016,"publication_date":"2016-07-26","ids":{"openalex":"https://openalex.org/W2491977189","doi":"https://doi.org/10.1109/tvlsi.2016.2589548","mag":"2491977189"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2589548","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2589548","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038825894","display_name":"Leonardo Rezende Juracy","orcid":"https://orcid.org/0000-0003-1445-7610"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Leonardo Rezende Juracy","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101963901","display_name":"Matheus T. Moreira","orcid":"https://orcid.org/0000-0001-5030-9215"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Matheus Trevisan Moreira","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5007948704","display_name":"Felipe A. Kuentzer","orcid":"https://orcid.org/0000-0003-3177-372X"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Felipe Augusto Kuentzer","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012146188","display_name":"Alexandre M. Amory","orcid":"https://orcid.org/0000-0001-8432-3162"},"institutions":[{"id":"https://openalex.org/I45643870","display_name":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul","ror":"https://ror.org/025vmq686","country_code":"BR","type":"education","lineage":["https://openalex.org/I45643870"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Alexandre de Morais Amory","raw_affiliation_strings":["Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Pontif\u00edcia Universidade Cat\u00f3lica do Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I45643870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5038825894"],"corresponding_institution_ids":["https://openalex.org/I45643870"],"apc_list":null,"apc_paid":null,"fwci":0.6307,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.66926838,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":"2","first_page":"765","last_page":"768"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.7487499117851257},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6320384740829468},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6176191568374634},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6128039956092834},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5571376085281372},{"id":"https://openalex.org/keywords/static-timing-analysis","display_name":"Static timing analysis","score":0.5122905969619751},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5009064674377441},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.4846956729888916},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.4842941164970398},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.4769136607646942},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4522257447242737},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.44740960001945496},{"id":"https://openalex.org/keywords/propagation-delay","display_name":"Propagation delay","score":0.4371921718120575},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.37564942240715027},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24789372086524963},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.23945528268814087},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.2000361680984497},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.1921907365322113},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.15627658367156982},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09537550806999207}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.7487499117851257},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6320384740829468},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6176191568374634},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6128039956092834},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5571376085281372},{"id":"https://openalex.org/C93682380","wikidata":"https://www.wikidata.org/wiki/Q2025226","display_name":"Static timing analysis","level":2,"score":0.5122905969619751},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5009064674377441},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.4846956729888916},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.4842941164970398},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.4769136607646942},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4522257447242737},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.44740960001945496},{"id":"https://openalex.org/C90806461","wikidata":"https://www.wikidata.org/wiki/Q1144416","display_name":"Propagation delay","level":2,"score":0.4371921718120575},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.37564942240715027},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24789372086524963},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.23945528268814087},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.2000361680984497},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.1921907365322113},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.15627658367156982},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09537550806999207},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2589548","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2589548","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.5799999833106995,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G4295303489","display_name":null,"funder_award_id":"460205/2014-5","funder_id":"https://openalex.org/F4320322025","funder_display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico"}],"funders":[{"id":"https://openalex.org/F4320322025","display_name":"Conselho Nacional de Desenvolvimento Cient\u00edfico e Tecnol\u00f3gico","ror":"https://ror.org/03swz6y49"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1546526482","https://openalex.org/W1625855991","https://openalex.org/W1843888872","https://openalex.org/W1967195173","https://openalex.org/W1971089964","https://openalex.org/W2002100458","https://openalex.org/W2004437077","https://openalex.org/W2010800225","https://openalex.org/W2044329085","https://openalex.org/W2082421670","https://openalex.org/W2102101882","https://openalex.org/W2114835190","https://openalex.org/W2120981735","https://openalex.org/W2137541450","https://openalex.org/W2156667996","https://openalex.org/W2169468042","https://openalex.org/W2178247634","https://openalex.org/W2548431401","https://openalex.org/W2985543868","https://openalex.org/W3014325818","https://openalex.org/W4245410072","https://openalex.org/W4250849581","https://openalex.org/W4252491148","https://openalex.org/W6638622866","https://openalex.org/W6642255444","https://openalex.org/W6651354974"],"related_works":["https://openalex.org/W2376091510","https://openalex.org/W1997865056","https://openalex.org/W2116514610","https://openalex.org/W4380363361","https://openalex.org/W2891365107","https://openalex.org/W2070328795","https://openalex.org/W2138768308","https://openalex.org/W2003180247","https://openalex.org/W3208898872","https://openalex.org/W2144282137"],"abstract_inverted_index":{"Type":[0],"D":[1],"flip-flop":[2],"cell":[3],"and":[4,25,74,76,87,132],"its":[5],"scannable":[6,95],"version":[7],"called":[8,100],"Muxed-D":[9],"are":[10,81],"the":[11,64,93,136,142],"most":[12],"used":[13],"sequential":[14],"components":[15],"in":[16],"cell-based":[17],"synchronous":[18],"designs":[19],"because":[20],"it":[21,26,38],"simplifies":[22],"timing":[23,52,88],"analysis":[24],"is":[27,99,111],"less":[28],"susceptible":[29],"to":[30,46,63,112],"race":[31],"problems.":[32],"However,":[33],"as":[34,59,69],"technology":[35],"nodes":[36],"shrink,":[37],"becomes":[39],"more":[40],"difficult,":[41],"especially":[42],"for":[43,97,144],"high-performance":[44,77],"designs,":[45],"cope":[47],"with":[48],"a":[49,60],"hard":[50],"global":[51],"boundary.":[53],"The":[54,106],"use":[55],"of":[56,92,108,117],"latches":[57,80,98],"emerges":[58],"possible":[61],"solution":[62],"contemporary":[65],"design":[66,104,116],"challenges":[67],"such":[68],"clock":[70],"skew/jitter,":[71],"PVT":[72],"variation,":[73],"low-power":[75],"designs.":[78,147],"Moreover,":[79],"also":[82],"gaining":[83],"popularity":[84],"among":[85],"asynchronous":[86],"resilient":[89],"circuits.":[90],"One":[91],"available":[94],"cells":[96],"level":[101],"sensitivity":[102],"scan-based":[103],"(LSSD).":[105],"goal":[107],"this":[109],"brief":[110],"present":[113],"an":[114,118],"open":[115],"optimized":[119],"single-latch":[120],"LSSD":[121,138],"cell,":[122],"which":[123],"has":[124],"better":[125],"tradeoffs":[126],"between":[127],"propagation":[128],"delay,":[129],"power,":[130],"energy,":[131],"silicon":[133],"area":[134],"than":[135],"original":[137],"design,":[139],"thus":[140],"reducing":[141],"cost":[143],"testing":[145],"latch-based":[146]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}