{"id":"https://openalex.org/W2492474754","doi":"https://doi.org/10.1109/tvlsi.2016.2587810","title":"Eliminating Timing Errors Through Collaborative Design to Maximize the Throughput","display_name":"Eliminating Timing Errors Through Collaborative Design to Maximize the Throughput","publication_year":2016,"publication_date":"2016-07-20","ids":{"openalex":"https://openalex.org/W2492474754","doi":"https://doi.org/10.1109/tvlsi.2016.2587810","mag":"2492474754"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2587810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2587810","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Zhan-Hui Li","orcid":"https://orcid.org/0000-0002-7325-0022"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhan-Hui Li","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"raw_orcid":"https://orcid.org/0000-0002-7325-0022","affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100717935","display_name":"\u03a4ao Zhu","orcid":"https://orcid.org/0000-0003-0228-3916"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Tao-Tao Zhu","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100716616","display_name":"Zhijian Chen","orcid":"https://orcid.org/0000-0002-5844-0135"},"institutions":[{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhi-Jian Chen","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022767878","display_name":"Jianyi Meng","orcid":null},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Jian-Yi Meng","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046536624","display_name":"Xiaoyan Xiang","orcid":"https://orcid.org/0000-0002-5602-2749"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao-Yan Xiang","raw_affiliation_strings":["State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101586250","display_name":"Xiaolang Yan","orcid":"https://orcid.org/0000-0003-2284-3036"},"institutions":[{"id":"https://openalex.org/I24943067","display_name":"Fudan University","ror":"https://ror.org/013q1eq08","country_code":"CN","type":"education","lineage":["https://openalex.org/I24943067"]},{"id":"https://openalex.org/I4210092088","display_name":"Zhejiang Province Institute of Architectural Design and Research","ror":"https://ror.org/00f89ms08","country_code":"CN","type":"facility","lineage":["https://openalex.org/I4210092088"]},{"id":"https://openalex.org/I76130692","display_name":"Zhejiang University","ror":"https://ror.org/00a2xv884","country_code":"CN","type":"education","lineage":["https://openalex.org/I76130692"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xiao-Lang Yan","raw_affiliation_strings":["Institute of VLSI Design, Zhejiang University, Hangzhou, China","State Key Laboratory of ASIC and System, Fudan University, Shanghai, China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Institute of VLSI Design, Zhejiang University, Hangzhou, China","institution_ids":["https://openalex.org/I4210092088","https://openalex.org/I76130692"]},{"raw_affiliation_string":"State Key Laboratory of ASIC and System, Fudan University, Shanghai, China","institution_ids":["https://openalex.org/I24943067"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.8801,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.76324604,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"25","issue":"2","first_page":"670","last_page":"682"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7551010847091675},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6926866173744202},{"id":"https://openalex.org/keywords/error-detection-and-correction","display_name":"Error detection and correction","score":0.6673591732978821},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.6315121650695801},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.5405359268188477},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.506955623626709},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48415857553482056},{"id":"https://openalex.org/keywords/process-variation","display_name":"Process variation","score":0.45061835646629333},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4338718354701996},{"id":"https://openalex.org/keywords/real-time-computing","display_name":"Real-time computing","score":0.3875540494918823},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1307843029499054},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11362847685813904}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7551010847091675},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6926866173744202},{"id":"https://openalex.org/C103088060","wikidata":"https://www.wikidata.org/wiki/Q1062839","display_name":"Error detection and correction","level":2,"score":0.6673591732978821},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.6315121650695801},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.5405359268188477},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.506955623626709},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48415857553482056},{"id":"https://openalex.org/C93389723","wikidata":"https://www.wikidata.org/wiki/Q7247313","display_name":"Process variation","level":3,"score":0.45061835646629333},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4338718354701996},{"id":"https://openalex.org/C79403827","wikidata":"https://www.wikidata.org/wiki/Q3988","display_name":"Real-time computing","level":1,"score":0.3875540494918823},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1307843029499054},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11362847685813904},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2587810","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2587810","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.9100000262260437,"id":"https://metadata.un.org/sdg/7"}],"awards":[{"id":"https://openalex.org/G1014697965","display_name":null,"funder_award_id":"15ZR1402700","funder_id":"https://openalex.org/F4320321885","funder_display_name":"Science and Technology Commission of Shanghai Municipality"},{"id":"https://openalex.org/G1766942847","display_name":null,"funder_award_id":"2015KF009","funder_id":"https://openalex.org/F4320321851","funder_display_name":"Fudan University"},{"id":"https://openalex.org/G3398006070","display_name":null,"funder_award_id":"2015AA016601","funder_id":"https://openalex.org/F4320321540","funder_display_name":"Ministry of Science and Technology of the People's Republic of China"},{"id":"https://openalex.org/G708859151","display_name":null,"funder_award_id":"2015ZD005","funder_id":"https://openalex.org/F4320321851","funder_display_name":"Fudan University"}],"funders":[{"id":"https://openalex.org/F4320321540","display_name":"Ministry of Science and Technology of the People's Republic of China","ror":"https://ror.org/027s68j25"},{"id":"https://openalex.org/F4320321851","display_name":"Fudan University","ror":"https://ror.org/013q1eq08"},{"id":"https://openalex.org/F4320321885","display_name":"Science and Technology Commission of Shanghai Municipality","ror":"https://ror.org/03kt66j61"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":50,"referenced_works":["https://openalex.org/W1522250664","https://openalex.org/W1592644423","https://openalex.org/W1979199317","https://openalex.org/W1985884546","https://openalex.org/W1988869129","https://openalex.org/W1999684621","https://openalex.org/W2006642696","https://openalex.org/W2009523258","https://openalex.org/W2015917466","https://openalex.org/W2025340565","https://openalex.org/W2031968927","https://openalex.org/W2033443176","https://openalex.org/W2043318181","https://openalex.org/W2048719801","https://openalex.org/W2059193309","https://openalex.org/W2059774354","https://openalex.org/W2071289751","https://openalex.org/W2076344933","https://openalex.org/W2081186910","https://openalex.org/W2082597509","https://openalex.org/W2086523408","https://openalex.org/W2093985935","https://openalex.org/W2095351656","https://openalex.org/W2095730858","https://openalex.org/W2098339342","https://openalex.org/W2104677471","https://openalex.org/W2106648230","https://openalex.org/W2107243695","https://openalex.org/W2109660104","https://openalex.org/W2119422129","https://openalex.org/W2120473403","https://openalex.org/W2123379964","https://openalex.org/W2125669810","https://openalex.org/W2135818967","https://openalex.org/W2152635944","https://openalex.org/W2155118152","https://openalex.org/W2155370145","https://openalex.org/W2156667996","https://openalex.org/W2157906244","https://openalex.org/W2167872527","https://openalex.org/W2178304595","https://openalex.org/W2548615750","https://openalex.org/W4236432903","https://openalex.org/W4237129330","https://openalex.org/W4241504353","https://openalex.org/W4252024481","https://openalex.org/W4252857370","https://openalex.org/W4253998042","https://openalex.org/W4285719527","https://openalex.org/W6631155369"],"related_works":["https://openalex.org/W2015197026","https://openalex.org/W2335405304","https://openalex.org/W2386299694","https://openalex.org/W2583359890","https://openalex.org/W2078396904","https://openalex.org/W2601911265","https://openalex.org/W2623205115","https://openalex.org/W2043941084","https://openalex.org/W2054771175","https://openalex.org/W2362713694"],"abstract_inverted_index":{"In":[0],"advanced":[1],"technology":[2],"nodes,":[3],"large":[4,40],"timing":[5,32,58,85,102,118],"margins":[6,30],"must":[7],"be":[8],"added":[9],"to":[10,66,80,105],"allow":[11],"for":[12,49],"worse":[13],"process,":[14],"voltage,":[15],"temperature,":[16],"and":[17,23,39,75,137,177],"aging":[18],"variations.":[19],"The":[20,70],"error":[21,86,103,119],"detection":[22],"correction":[24],"(EDAC)":[25],"technique":[26],"effectively":[27],"eliminates":[28,122],"these":[29],"by":[31,100,175,182],"speculation,":[33],"but":[34],"the":[35,54,97,106,115,141,148,159,163,167,179],"high":[36],"design":[37],"complexity":[38],"hardware":[41,71,107],"cost":[42,77],"make":[43],"many":[44],"existing":[45],"EDAC":[46,62,78,142,169],"systems":[47],"unsuitable":[48],"commercial":[50,150],"processors.":[51],"Based":[52],"on":[53,140,147],"instruction-level":[55],"locality":[56],"of":[57,96,110,126,166],"errors,":[59],"a":[60,89],"collaborative":[61],"approach":[63,160],"is":[64],"proposed":[65,116],"address":[67],"this":[68],"issue.":[69],"layer":[72,92],"adopts":[73],"simple":[74],"low":[76],"circuits":[79],"ensure":[81],"correct":[82],"operation":[83],"when":[84],"occurs,":[87],"while":[88],"runtime":[90,130],"software":[91],"prevents":[93],"recurring":[94],"errors":[95,127],"same":[98],"instruction":[99],"sending":[101],"alarms":[104],"layer.":[108],"Cooperation":[109],"both":[111],"layers,":[112],"accompanied":[113],"with":[114,128,184],"profile-guided":[117],"avoidance":[120],"algorithm,":[121],"more":[123],"than":[124,186],"95%":[125],"small":[129],"overhead.":[131,189],"This":[132],"significantly":[133],"improves":[134],"overall":[135],"performance":[136,165],"alleviates":[138],"pressure":[139],"circuits.":[143],"Experimental":[144],"results":[145],"based":[146],"three-stage":[149],"CK802":[151],"processor":[152],"in":[153],"SMIC":[154],"40LL":[155],"process":[156],"present":[157],"that":[158],"has":[161],"improved":[162],"peak":[164],"baseline":[168],"system":[170],"(Razor-Lite":[171],"+":[172],"half-frequency":[173],"replay)":[174],"8%":[176],"reduced":[178],"energy":[180],"consumption":[181],"25%,":[183],"less":[185],"1.4%":[187],"area":[188]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":3}],"updated_date":"2026-07-29T09:40:50.615796","created_date":"2025-10-10T00:00:00"}