{"id":"https://openalex.org/W2479948040","doi":"https://doi.org/10.1109/tvlsi.2016.2583118","title":"Sense Amplifier Half-Buffer (SAHB): A Low-Power High-Performance Asynchronous Logic QDI Cell Template","display_name":"Sense Amplifier Half-Buffer (SAHB): A Low-Power High-Performance Asynchronous Logic QDI Cell Template","publication_year":2016,"publication_date":"2016-01-01","ids":{"openalex":"https://openalex.org/W2479948040","doi":"https://doi.org/10.1109/tvlsi.2016.2583118","mag":"2479948040"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2583118","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2583118","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073268696","display_name":"Kwen\u2010Siong Chong","orcid":"https://orcid.org/0000-0003-1512-2003"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":true,"raw_author_name":"Kwen-Siong Chong","raw_affiliation_strings":["Temasek Laboratories, Nanyang Technological University, Singapore","Temasek Laboratories, \u00a0Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Temasek Laboratories, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Temasek Laboratories, \u00a0Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5014926180","display_name":"Weng\u2010Geng Ho","orcid":"https://orcid.org/0000-0002-0589-3480"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Weng-Geng Ho","raw_affiliation_strings":["Temasek Laboratories, Nanyang Technological University, Singapore","Temasek Laboratories, \u00a0Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Temasek Laboratories, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Temasek Laboratories, \u00a0Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101677729","display_name":"Tong Lin","orcid":"https://orcid.org/0000-0002-8112-0439"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Tong Lin","raw_affiliation_strings":["Temasek Laboratories, Nanyang Technological University, Singapore","Temasek Laboratories, \u00a0Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Temasek Laboratories, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"Temasek Laboratories, \u00a0Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000314679","display_name":"Bah\u2010Hwee Gwee","orcid":"https://orcid.org/0000-0002-3222-2885"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Bah-Hwee Gwee","raw_affiliation_strings":["Virtus, IC Design Centre of Excellence, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","VIRTUS, IC Design Centre of Excellence School of Electrical and Electronic Engineering Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Virtus, IC Design Centre of Excellence, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"VIRTUS, IC Design Centre of Excellence School of Electrical and Electronic Engineering Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5023352317","display_name":"Joseph S. Chang","orcid":"https://orcid.org/0000-0003-0991-8339"},"institutions":[{"id":"https://openalex.org/I172675005","display_name":"Nanyang Technological University","ror":"https://ror.org/02e7b5302","country_code":"SG","type":"education","lineage":["https://openalex.org/I172675005"]}],"countries":["SG"],"is_corresponding":false,"raw_author_name":"Joseph S. Chang","raw_affiliation_strings":["Virtus, IC Design Centre of Excellence, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","VIRTUS, IC Design Centre of Excellence School of Electrical and Electronic Engineering Nanyang Technological University, Singapore"],"affiliations":[{"raw_affiliation_string":"Virtus, IC Design Centre of Excellence, School of Electrical and Electronic Engineering, Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]},{"raw_affiliation_string":"VIRTUS, IC Design Centre of Excellence School of Electrical and Electronic Engineering Nanyang Technological University, Singapore","institution_ids":["https://openalex.org/I172675005"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5073268696"],"corresponding_institution_ids":["https://openalex.org/I172675005"],"apc_list":null,"apc_paid":null,"fwci":1.75474217,"has_fulltext":false,"cited_by_count":20,"citation_normalized_percentile":{"value":0.88080836,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":100},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"14"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6078561544418335},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5974023938179016},{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.5707521438598633},{"id":"https://openalex.org/keywords/nmos-logic","display_name":"NMOS logic","score":0.5532643795013428},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.4855008125305176},{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.4752611517906189},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.47208282351493835},{"id":"https://openalex.org/keywords/transmission-gate","display_name":"Transmission gate","score":0.46828576922416687},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.44757041335105896},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40915119647979736},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.396244078874588},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.38828614354133606},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2151147425174713},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2101726531982422},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.11100229620933533},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.09303095936775208},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07781729102134705}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6078561544418335},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5974023938179016},{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.5707521438598633},{"id":"https://openalex.org/C197162436","wikidata":"https://www.wikidata.org/wiki/Q83908","display_name":"NMOS logic","level":4,"score":0.5532643795013428},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.4855008125305176},{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.4752611517906189},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.47208282351493835},{"id":"https://openalex.org/C2780949067","wikidata":"https://www.wikidata.org/wiki/Q1136752","display_name":"Transmission gate","level":4,"score":0.46828576922416687},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.44757041335105896},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40915119647979736},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.396244078874588},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.38828614354133606},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2151147425174713},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2101726531982422},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.11100229620933533},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.09303095936775208},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07781729102134705}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2583118","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2583118","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8799999952316284,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W16511050","https://openalex.org/W232434517","https://openalex.org/W1512610407","https://openalex.org/W1518236483","https://openalex.org/W1597620877","https://openalex.org/W1609287256","https://openalex.org/W1615203916","https://openalex.org/W1749584095","https://openalex.org/W1921194189","https://openalex.org/W1965379144","https://openalex.org/W1991856150","https://openalex.org/W1994690319","https://openalex.org/W1997786207","https://openalex.org/W1998380797","https://openalex.org/W2007407780","https://openalex.org/W2010800225","https://openalex.org/W2015420475","https://openalex.org/W2018430360","https://openalex.org/W2034809602","https://openalex.org/W2041660965","https://openalex.org/W2050441939","https://openalex.org/W2053931020","https://openalex.org/W2054242451","https://openalex.org/W2073126994","https://openalex.org/W2085176118","https://openalex.org/W2092892712","https://openalex.org/W2104105510","https://openalex.org/W2104687104","https://openalex.org/W2105246572","https://openalex.org/W2108964809","https://openalex.org/W2115611348","https://openalex.org/W2126388843","https://openalex.org/W2127819702","https://openalex.org/W2128739788","https://openalex.org/W2133918365","https://openalex.org/W2134829921","https://openalex.org/W2141412618","https://openalex.org/W2149423997","https://openalex.org/W2150564053","https://openalex.org/W2150872535","https://openalex.org/W2155304852","https://openalex.org/W2168281491","https://openalex.org/W2168397038","https://openalex.org/W2169668461","https://openalex.org/W2487142227","https://openalex.org/W4242865834","https://openalex.org/W6600687751","https://openalex.org/W6636576922"],"related_works":["https://openalex.org/W1793154485","https://openalex.org/W2918058197","https://openalex.org/W4310520322","https://openalex.org/W2095479227","https://openalex.org/W2103890046","https://openalex.org/W2020064877","https://openalex.org/W2027006938","https://openalex.org/W2964050805","https://openalex.org/W4297776525","https://openalex.org/W759823822"],"abstract_inverted_index":{"We":[0],"propose":[1],"a":[2,62,66,215],"novel":[3],"asynchronous":[4],"logic":[5,125,250],"(async)":[6],"quasi-delay-insensitive":[7],"(QDI)":[8],"sense-amplifier":[9],"half-buffer":[10,169],"(SAHB)":[11],"cell":[12,39,119,191],"design":[13,223],"approach,":[14,171],"with":[15,65,90,161],"emphases":[16],"on":[17,204,225],"high":[18,21],"operational":[19],"robustness,":[20],"speed,":[22],"and":[23,87,104,126,184,218,234],"low":[24],"power":[25],"dissipation.":[26],"There":[27],"are":[28,107,159],"five":[29],"key":[30],"features":[31,230],"of":[32],"our":[33,156,252],"proposed":[34,157,173],"SAHB.":[35],"First,":[36],"the":[37,41,53,73,77,81,96,101,117,164,172,189,205,222,226,247,259],"SAHB":[38,59,82,118,158,174,206,227,253],"embodies":[40,61],"async":[42,166],"QDI":[43,167],"4-phase":[44],"(4\u03c6)":[45],"signaling":[46],"protocol":[47],"to":[48,70,94,110,146],"accommodate":[49],"process-voltage-temperature":[50],"variations.":[51],"Second,":[52],"sense":[54],"amplifier":[55],"(SA)":[56],"block":[57,79,103,106],"in":[58,80,122],"cells":[60,154,175],"cross-coupled":[63],"latch":[64],"positive":[67],"feedback":[68],"mechanism":[69],"speed":[71],"up":[72],"output":[74],"evaluation.":[75],"Third,":[76],"evaluation":[78,102],"comprises":[83],"both":[84,100],"nMOS":[85],"pull-up":[86],"pull-down":[88],"networks":[89],"minimum":[91],"transistor":[92,237],"sizing":[93],"reduce":[95,111],"parasitic":[97],"capacitance.":[98],"Fourth,":[99],"SA":[105],"tightly":[108],"coupled":[109],"redundant":[112],"internal":[113],"switching":[114],"nodes.":[115],"Fifth,":[116],"is":[120,192,212],"designed":[121],"CMOS":[123],"static":[124],"hence":[127],"appropriate":[128],"for":[129,135,194],"full-range":[130],"dynamic":[131],"voltage":[132,143,148],"scaling":[133],"operation":[134],"V":[136],"<sub":[137],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[138],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">DD</sub>":[139],"ranging":[140],"from":[141],"nominal":[142,220],"(1":[144],"V)":[145],"subthreshold":[147,195],"(~0.3":[149],"V).":[150],"When":[151,244],"six":[152],"library":[153],"embodying":[155,163],"compared":[160],"those":[162],"conventional":[165],"precharged":[168],"(PCHB)":[170],"collectively":[176],"feature":[177],"simultaneous":[178],"-.64%":[179],"lower":[180,232,236,256],"power,":[181],"-.21%":[182],"faster,":[183],"~6%":[185],"smaller":[186],"IC":[187],"area;":[188],"PCHB":[190,242],"inappropriate":[193],"operation.":[196],"A":[197],"prototype":[198],"64-bit":[199],"Kogge-Stone":[200],"pipeline":[201],"adder":[202],"based":[203,224],"approach":[207,228],"(at":[208],"65":[209],"nm":[210],"CMOS)":[211],"designed.":[213],"For":[214],"1-GHz":[216,260],"throughput":[217],"at":[219,258],"VDD,":[221],"simultaneously":[229],"-.56%":[231],"energy":[233,257],"-.24%":[235],"count":[238],"advantages":[239],"than":[240],"its":[241],"counterpart.":[243],"benchmarked":[245],"against":[246],"ubiquitous":[248],"synchronous":[249],"counterpart,":[251],"dissipates":[254],"-.39%":[255],"throughput.":[261]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2023,"cited_by_count":4},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":4},{"year":2018,"cited_by_count":3},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}