{"id":"https://openalex.org/W2465481220","doi":"https://doi.org/10.1109/tvlsi.2016.2580142","title":"Hybrid Hardware/Software Floating-Point Implementations for Optimized Area and Throughput Tradeoffs","display_name":"Hybrid Hardware/Software Floating-Point Implementations for Optimized Area and Throughput Tradeoffs","publication_year":2016,"publication_date":"2016-07-12","ids":{"openalex":"https://openalex.org/W2465481220","doi":"https://doi.org/10.1109/tvlsi.2016.2580142","mag":"2465481220"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2580142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2580142","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5033433243","display_name":"Jon J. Pimentel","orcid":"https://orcid.org/0000-0002-0833-0392"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Jon J. Pimentel","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Davis, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5025162641","display_name":"Brent Bohnenstiehl","orcid":"https://orcid.org/0000-0002-5149-9388"},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Brent Bohnenstiehl","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Davis, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5058921665","display_name":"Bevan Baas","orcid":null},"institutions":[{"id":"https://openalex.org/I84218800","display_name":"University of California, Davis","ror":"https://ror.org/05rrcem69","country_code":"US","type":"education","lineage":["https://openalex.org/I84218800"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Bevan M. Baas","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of California at Davis, Davis, CA, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of California at Davis, Davis, CA, USA","institution_ids":["https://openalex.org/I84218800"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5033433243"],"corresponding_institution_ids":["https://openalex.org/I84218800"],"apc_list":null,"apc_paid":null,"fwci":1.4371,"has_fulltext":false,"cited_by_count":11,"citation_normalized_percentile":{"value":0.83628202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"25","issue":"1","first_page":"100","last_page":"113"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11697","display_name":"Numerical Methods and Algorithms","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1703","display_name":"Computational Theory and Mathematics"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987000226974487,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.7436367869377136},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6843580007553101},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6103967428207397},{"id":"https://openalex.org/keywords/software","display_name":"Software","score":0.5388945937156677},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.49405887722969055},{"id":"https://openalex.org/keywords/floating-point","display_name":"Floating point","score":0.49336495995521545},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.47747111320495605},{"id":"https://openalex.org/keywords/square-root","display_name":"Square root","score":0.45910099148750305},{"id":"https://openalex.org/keywords/subtraction","display_name":"Subtraction","score":0.45226186513900757},{"id":"https://openalex.org/keywords/multiplication","display_name":"Multiplication (music)","score":0.4473138749599457},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41812649369239807},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.1811589002609253},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.13867896795272827},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.08615922927856445}],"concepts":[{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.7436367869377136},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6843580007553101},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6103967428207397},{"id":"https://openalex.org/C2777904410","wikidata":"https://www.wikidata.org/wiki/Q7397","display_name":"Software","level":2,"score":0.5388945937156677},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.49405887722969055},{"id":"https://openalex.org/C84211073","wikidata":"https://www.wikidata.org/wiki/Q117879","display_name":"Floating point","level":2,"score":0.49336495995521545},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.47747111320495605},{"id":"https://openalex.org/C11577676","wikidata":"https://www.wikidata.org/wiki/Q134237","display_name":"Square root","level":2,"score":0.45910099148750305},{"id":"https://openalex.org/C68060419","wikidata":"https://www.wikidata.org/wiki/Q40754","display_name":"Subtraction","level":2,"score":0.45226186513900757},{"id":"https://openalex.org/C2780595030","wikidata":"https://www.wikidata.org/wiki/Q3860309","display_name":"Multiplication (music)","level":2,"score":0.4473138749599457},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41812649369239807},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.1811589002609253},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.13867896795272827},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.08615922927856445},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/tvlsi.2016.2580142","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2580142","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:escholarship.org/ark:/13030/qt34w738g8","is_oa":false,"landing_page_url":"https://escholarship.org/uc/item/34w738g8","pdf_url":null,"source":{"id":"https://openalex.org/S4306400115","display_name":"eScholarship (California Digital Library)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I2801248553","host_organization_name":"California Digital Library","host_organization_lineage":["https://openalex.org/I2801248553"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol 25, iss 1","raw_type":"article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[{"id":"https://openalex.org/G1081493450","display_name":null,"funder_award_id":"CAREER 0546907","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G5436395595","display_name":null,"funder_award_id":"CSR 1659","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G5610914835","display_name":null,"funder_award_id":"0903549","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G6042024432","display_name":null,"funder_award_id":"GRC 2321","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"},{"id":"https://openalex.org/G7223540537","display_name":null,"funder_award_id":"1018972","funder_id":"https://openalex.org/F4320306076","funder_display_name":"National Science Foundation"},{"id":"https://openalex.org/G8866839947","display_name":null,"funder_award_id":"GRC 1971","funder_id":"https://openalex.org/F4320306087","funder_display_name":"Semiconductor Research Corporation"}],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"},{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":49,"referenced_works":["https://openalex.org/W7185409","https://openalex.org/W51739293","https://openalex.org/W63306999","https://openalex.org/W564910507","https://openalex.org/W601470542","https://openalex.org/W605824955","https://openalex.org/W1486756125","https://openalex.org/W1487278226","https://openalex.org/W1556485146","https://openalex.org/W1594496874","https://openalex.org/W1977362796","https://openalex.org/W1980480935","https://openalex.org/W1983892874","https://openalex.org/W1990863278","https://openalex.org/W1999193585","https://openalex.org/W2015672392","https://openalex.org/W2048050725","https://openalex.org/W2050617597","https://openalex.org/W2070273314","https://openalex.org/W2099662985","https://openalex.org/W2103197133","https://openalex.org/W2103404130","https://openalex.org/W2105552658","https://openalex.org/W2107440355","https://openalex.org/W2111624130","https://openalex.org/W2115611348","https://openalex.org/W2120056261","https://openalex.org/W2120888440","https://openalex.org/W2123623986","https://openalex.org/W2123736966","https://openalex.org/W2133305648","https://openalex.org/W2141420335","https://openalex.org/W2141840788","https://openalex.org/W2153039279","https://openalex.org/W2153092996","https://openalex.org/W2156709002","https://openalex.org/W2159211021","https://openalex.org/W2160001263","https://openalex.org/W2161439686","https://openalex.org/W2165967421","https://openalex.org/W2166062472","https://openalex.org/W2173313568","https://openalex.org/W2292507386","https://openalex.org/W2405060750","https://openalex.org/W6628902834","https://openalex.org/W6678368896","https://openalex.org/W6683313966","https://openalex.org/W6683549394","https://openalex.org/W6713335398"],"related_works":["https://openalex.org/W2255049992","https://openalex.org/W2119061873","https://openalex.org/W2799462564","https://openalex.org/W2144659649","https://openalex.org/W576725884","https://openalex.org/W2731029811","https://openalex.org/W2036954759","https://openalex.org/W3094080891","https://openalex.org/W2115232730","https://openalex.org/W3094473691"],"abstract_inverted_index":{"Hybrid":[0,104],"floating-point":[1],"(FP)":[2],"implementations":[3,20,67,105,167],"improve":[4,171],"software":[5,72,117,178],"FP":[6,16,59,73],"performance":[7],"without":[8],"incurring":[9],"the":[10],"area":[11,63,96,138,145,186],"overhead":[12],"of":[13],"full":[14],"hardware":[15,109],"units.":[17],"The":[18,65,143],"proposed":[19],"are":[21,148,168],"synthesized":[22],"in":[23],"65-nm":[24],"CMOS":[25],"and":[26,39,57,87,92,129,134,146,159,182],"integrated":[27],"into":[28],"small":[29],"fixed-point":[30,116,177],"processors":[31],"with":[32,61,68,106],"a":[33,48,115,176],"RISC-like":[34],"architecture.":[35],"Unsigned,":[36],"shift":[37],"carry,":[38],"leading":[40],"zero":[41],"detection":[42],"(USL)":[43],"support":[44,70],"is":[45],"added":[46],"to":[47,50],"processor":[49],"augment":[51],"an":[52],"existing":[53],"instruction":[54],"set":[55],"architecture":[56],"increase":[58,71,110],"throughput":[60,74,111,147,172],"little":[62],"overhead.":[64],"hybrid":[66],"USL":[69],"per":[75,112,173],"core":[76,113,174],"by":[77,119,180],"2.18\u00d7":[78],"for":[79,82,85,89,121,124,127,131,150],"addition/subtraction,":[80,122,154],"1.29\u00d7":[81],"multiplication,":[83,125,156],"3.07-4.05\u00d7":[84],"division,":[86,128,158],"3.11-3.81\u00d7":[88],"square":[90,132,161],"root,":[91,133],"use":[93,135,183],"90.7-94.6%":[94],"less":[95,137,185],"than":[97,139,187],"dedicated":[98,140,188],"fused":[99],"multiply-":[100,165],"add":[101,166],"(FMA)":[102],"hardware.":[103,142,190],"custom":[107],"FP-specific":[108],"over":[114],"kernel":[118],"3.69-7.28\u00d7":[120],"1.22-2.03\u00d7":[123],"14.4\u00d7":[126],"31.9\u00d7":[130],"77.3-97.0%":[136],"FMA":[141,189],"circuit":[144],"found":[149],"38":[151],"multiply-add,":[152],"8":[153],"6":[155],"45":[157,160],"root":[162],"designs.":[163],"Thirty-three":[164],"presented,":[169],"which":[170],"versus":[175],"implementation":[179],"1.11-15.9\u00d7":[181],"38.2-95.3%":[184]},"counts_by_year":[{"year":2024,"cited_by_count":2},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1},{"year":2017,"cited_by_count":1}],"updated_date":"2026-04-05T17:49:38.594831","created_date":"2025-10-10T00:00:00"}