{"id":"https://openalex.org/W2467369197","doi":"https://doi.org/10.1109/tvlsi.2016.2576280","title":"Temporarily Fine-Grained Sleep Technique for Near- and Subthreshold Parallel Architectures","display_name":"Temporarily Fine-Grained Sleep Technique for Near- and Subthreshold Parallel Architectures","publication_year":2016,"publication_date":"2016-06-20","ids":{"openalex":"https://openalex.org/W2467369197","doi":"https://doi.org/10.1109/tvlsi.2016.2576280","mag":"2467369197"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2576280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2576280","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5087526465","display_name":"Joao Pedro Cerqueira","orcid":"https://orcid.org/0000-0003-3023-7191"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Joao Pedro Cerqueira","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5011887658","display_name":"Mingoo Seok","orcid":"https://orcid.org/0000-0002-9722-0979"},"institutions":[{"id":"https://openalex.org/I78577930","display_name":"Columbia University","ror":"https://ror.org/00hj8s172","country_code":"US","type":"education","lineage":["https://openalex.org/I78577930"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mingoo Seok","raw_affiliation_strings":["Department of Electrical Engineering, Columbia University, New York, NY, USA"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Columbia University, New York, NY, USA","institution_ids":["https://openalex.org/I78577930"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5087526465"],"corresponding_institution_ids":["https://openalex.org/I78577930"],"apc_list":null,"apc_paid":null,"fwci":0.9188,"has_fulltext":false,"cited_by_count":14,"citation_normalized_percentile":{"value":0.77588986,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":"25","issue":"1","first_page":"189","last_page":"197"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9993000030517578,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.8091753721237183},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6583685874938965},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6554490923881531},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6313650608062744},{"id":"https://openalex.org/keywords/sleep-mode","display_name":"Sleep mode","score":0.6078068614006042},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5550322532653809},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5511625409126282},{"id":"https://openalex.org/keywords/efficient-energy-use","display_name":"Efficient energy use","score":0.5484257340431213},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5459583401679993},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4933437407016754},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.41281214356422424},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.39705270528793335},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34767812490463257},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.3170015811920166},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24794477224349976},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.22821813821792603},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.11377415060997009},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.09879088401794434},{"id":"https://openalex.org/keywords/wireless","display_name":"Wireless","score":0.06938228011131287}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.8091753721237183},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6583685874938965},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6554490923881531},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6313650608062744},{"id":"https://openalex.org/C57149124","wikidata":"https://www.wikidata.org/wiki/Q587346","display_name":"Sleep mode","level":4,"score":0.6078068614006042},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5550322532653809},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5511625409126282},{"id":"https://openalex.org/C2742236","wikidata":"https://www.wikidata.org/wiki/Q924713","display_name":"Efficient energy use","level":2,"score":0.5484257340431213},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5459583401679993},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4933437407016754},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.41281214356422424},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.39705270528793335},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34767812490463257},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.3170015811920166},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24794477224349976},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.22821813821792603},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.11377415060997009},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.09879088401794434},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.06938228011131287},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2576280","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2576280","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.9100000262260437}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":32,"referenced_works":["https://openalex.org/W1535830875","https://openalex.org/W1570681978","https://openalex.org/W1971578202","https://openalex.org/W1973359205","https://openalex.org/W2017216250","https://openalex.org/W2027006313","https://openalex.org/W2082597509","https://openalex.org/W2086205576","https://openalex.org/W2097273347","https://openalex.org/W2101466451","https://openalex.org/W2103684670","https://openalex.org/W2106759508","https://openalex.org/W2111880608","https://openalex.org/W2124679907","https://openalex.org/W2127262354","https://openalex.org/W2128748528","https://openalex.org/W2131862714","https://openalex.org/W2145071646","https://openalex.org/W2153169188","https://openalex.org/W2156638740","https://openalex.org/W2158899676","https://openalex.org/W2166222777","https://openalex.org/W2168075227","https://openalex.org/W2169871381","https://openalex.org/W2198157070","https://openalex.org/W2201416899","https://openalex.org/W4230084366","https://openalex.org/W4253421865","https://openalex.org/W4255868121","https://openalex.org/W6632129588","https://openalex.org/W6675374072","https://openalex.org/W6679048998"],"related_works":["https://openalex.org/W2021918087","https://openalex.org/W2324305405","https://openalex.org/W2139542266","https://openalex.org/W4378175625","https://openalex.org/W2046826624","https://openalex.org/W574669072","https://openalex.org/W2169578282","https://openalex.org/W2901084922","https://openalex.org/W3208532083","https://openalex.org/W2143058458"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,142,183,188,214],"design":[4,144,200],"approach":[5],"for":[6,110,132,179],"improving":[7],"energy-efficiency":[8,218],"and":[9,16,65,71,112,166,193,209],"throughput":[10,45,92],"of":[11,28,32,63,85,159,162,191],"parallel":[12,48,64,202],"architectures":[13,49,67],"in":[14,68,137,153,164,176,217],"near-":[15,70,165,208],"subthreshold":[17,72,167,210],"voltage":[18,55,87],"circuits.":[19,73,168],"The":[20,74,169],"focus":[21],"is":[22,129],"to":[23,41,89,155,173,201],"suppress":[24],"leakage":[25],"energy":[26,51,79,94,119,192],"dissipation":[27,80],"the":[29,44,61,69,83,108,118,148,157,222],"idle":[30],"portions":[31],"circuits":[33,175,205],"during":[34],"active":[35,78,134],"modes,":[36],"which":[37],"can":[38,102,116],"allow":[39],"us":[40],"wholly":[42],"transform":[43,90],"improvement":[46,216],"from":[47],"into":[50,93],"savings":[52,120],"via":[53],"deep":[54,86],"scaling.":[56],"We":[57,196],"begin":[58],"by":[59,122,147],"investigating":[60],"efficacy":[62],"pipeline":[66],"investigation":[75],"reveals":[76],"that":[77],"largely":[81],"undermines":[82],"ability":[84],"scaling":[88],"excessive":[91],"savings.":[95],"Techniques,":[96],"such":[97],"as":[98,180,182],"power-gating":[99],"switches":[100],"(PGSs),":[101],"mitigate":[103],"active-leakage":[104],"power":[105],"dissipation;":[106],"however,":[107],"overhead":[109],"entering":[111],"exiting":[113],"sleep":[114,123,127,177],"modes":[115],"offset":[117],"provided":[121],"mode,":[124],"particularly":[125],"if":[126],"time":[128],"fine":[130],"grained":[131],"suppressing":[133],"leakage.":[135],"Therefore,":[136],"this":[138],"paper,":[139],"we":[140],"propose":[141],"PGS":[143,163],"technique,":[145],"inspired":[146],"so-called":[149],"zigzag":[150],"supercutoff":[151],"CMOS,":[152],"order":[154],"optimize":[156],"overheads":[158],"mode":[160,178],"transitions":[161],"proposed":[170,199],"technique":[171],"enables":[172],"have":[174],"short":[181],"single":[184],"clock":[185],"cycle":[186],"with":[187],"negligible":[189],"amount":[190],"delay":[194],"overheads.":[195],"apply":[197],"our":[198],"multiplier-based":[203],"test":[204],"operating":[206],"at":[207,221],"voltages.":[211],"Simulations":[212],"show":[213],"significant":[215],"over":[219],"baselines":[220],"same":[223],"throughput.":[224]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":5},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":4}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}