{"id":"https://openalex.org/W2444437806","doi":"https://doi.org/10.1109/tvlsi.2016.2572606","title":"Scalable Approach for Power Droop Reduction During Scan-Based Logic BIST","display_name":"Scalable Approach for Power Droop Reduction During Scan-Based Logic BIST","publication_year":2016,"publication_date":"2016-06-14","ids":{"openalex":"https://openalex.org/W2444437806","doi":"https://doi.org/10.1109/tvlsi.2016.2572606","mag":"2444437806"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2572606","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2572606","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/11568/1025928","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5019220326","display_name":"M. Oma\u00f1a","orcid":"https://orcid.org/0000-0001-8976-5365"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Martin Omana","raw_affiliation_strings":["University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076546330","display_name":"Daniele Rossi","orcid":"https://orcid.org/0000-0002-9487-378X"},"institutions":[{"id":"https://openalex.org/I43439940","display_name":"University of Southampton","ror":"https://ror.org/01ryk1543","country_code":"GB","type":"education","lineage":["https://openalex.org/I43439940"]}],"countries":["GB"],"is_corresponding":false,"raw_author_name":"Daniele Rossi","raw_affiliation_strings":["University of Southampton, Southampton, U.K"],"affiliations":[{"raw_affiliation_string":"University of Southampton, Southampton, U.K","institution_ids":["https://openalex.org/I43439940"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037339015","display_name":"Filippo Fuzzi","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Filippo Fuzzi","raw_affiliation_strings":["University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5010725489","display_name":"Cecilia Metra","orcid":"https://orcid.org/0000-0002-1408-5725"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Cecilia Metra","raw_affiliation_strings":["University of Bologna, Bologna, Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna, Bologna, Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111879846","display_name":"C. Tirumurti","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chandrasekharan Chandra Tirumurti","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5049951159","display_name":"Rajesh Galivanche","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rajesh Galivanche","raw_affiliation_strings":["Intel Corporation, Santa Clara, CA, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Santa Clara, CA, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":6,"corresponding_author_ids":["https://openalex.org/A5019220326"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":0.3221,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.56668196,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":"25","issue":"1","first_page":"238","last_page":"246"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/voltage-droop","display_name":"Voltage droop","score":0.7534696459770203},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.7270781993865967},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.7260549068450928},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7045201659202576},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6684054732322693},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.6125563979148865},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6026418209075928},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.6001942753791809},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5683849453926086},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5106862187385559},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.4993600845336914},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.48105835914611816},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.44349709153175354},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.43051066994667053},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.4250744581222534},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.36830297112464905},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.36348074674606323},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.35606569051742554},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3514912724494934},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.26298099756240845},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.17162421345710754},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1535959243774414},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11894151568412781},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09646204113960266}],"concepts":[{"id":"https://openalex.org/C40760162","wikidata":"https://www.wikidata.org/wiki/Q10920295","display_name":"Voltage droop","level":4,"score":0.7534696459770203},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.7270781993865967},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.7260549068450928},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7045201659202576},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6684054732322693},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.6125563979148865},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6026418209075928},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.6001942753791809},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5683849453926086},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5106862187385559},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.4993600845336914},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.48105835914611816},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.44349709153175354},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.43051066994667053},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.4250744581222534},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.36830297112464905},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36348074674606323},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.35606569051742554},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3514912724494934},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.26298099756240845},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.17162421345710754},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1535959243774414},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11894151568412781},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09646204113960266},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C49324399","wikidata":"https://www.wikidata.org/wiki/Q466758","display_name":"Voltage divider","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C77088390","wikidata":"https://www.wikidata.org/wiki/Q8513","display_name":"Database","level":1,"score":0.0}],"mesh":[],"locations_count":6,"locations":[{"id":"doi:10.1109/tvlsi.2016.2572606","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2572606","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},{"id":"pmh:oai:westminsterresearch.westminster.ac.uk:q0xqz","is_oa":false,"landing_page_url":"https://doi.org/10.1109/TVLSI.2016.2572606","pdf_url":null,"source":{"id":"https://openalex.org/S4306400277","display_name":"WestminsterResearch (University of Westminster)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I94951947","host_organization_name":"University of Westminster","host_organization_lineage":["https://openalex.org/I94951947"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"journal-article"},{"id":"pmh:oai:westminsterresearch.wmin.ac.uk:19045","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4306400277","display_name":"WestminsterResearch (University of Westminster)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I94951947","host_organization_name":"University of Westminster","host_organization_lineage":["https://openalex.org/I94951947"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Article"},{"id":"pmh:oai:arpi.unipi.it:11568/1025928","is_oa":true,"landing_page_url":"http://hdl.handle.net/11568/1025928","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:cris.unibo.it:11585/585716","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/585716","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},{"id":"pmh:oai:uhra.herts.ac.uk:2299/19476","is_oa":false,"landing_page_url":"http://hdl.handle.net/2299/19476","pdf_url":null,"source":{"id":"https://openalex.org/S4306400241","display_name":"University of Hertfordshire Research Archive (University of Hertfordshire)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I141584323","host_organization_name":"University of Hertfordshire","host_organization_lineage":["https://openalex.org/I141584323"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":null}],"best_oa_location":{"id":"pmh:oai:arpi.unipi.it:11568/1025928","is_oa":true,"landing_page_url":"http://hdl.handle.net/11568/1025928","pdf_url":null,"source":{"id":"https://openalex.org/S4377196265","display_name":"CINECA IRIS Institutial research information system (University of Pisa)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I108290504","host_organization_name":"University of Pisa","host_organization_lineage":["https://openalex.org/I108290504"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/article"},"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320307102","display_name":"Intel Corporation","ror":"https://ror.org/01ek73717"}],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W75082849","https://openalex.org/W1517866781","https://openalex.org/W1867538663","https://openalex.org/W1905213452","https://openalex.org/W1981911959","https://openalex.org/W1994136514","https://openalex.org/W1996111092","https://openalex.org/W2020750654","https://openalex.org/W2034294653","https://openalex.org/W2039868523","https://openalex.org/W2090728180","https://openalex.org/W2102355929","https://openalex.org/W2108471909","https://openalex.org/W2111531873","https://openalex.org/W2111755940","https://openalex.org/W2119521940","https://openalex.org/W2121129715","https://openalex.org/W2134236236","https://openalex.org/W2139356796","https://openalex.org/W2141866079","https://openalex.org/W2161033118","https://openalex.org/W2163950950","https://openalex.org/W2345221967","https://openalex.org/W2497555727","https://openalex.org/W3141277457","https://openalex.org/W6639124970"],"related_works":["https://openalex.org/W4246671099","https://openalex.org/W2122643352","https://openalex.org/W2078848070","https://openalex.org/W2098411556","https://openalex.org/W2888456858","https://openalex.org/W2101853736","https://openalex.org/W2354343740","https://openalex.org/W2131499522","https://openalex.org/W2154529098","https://openalex.org/W2133255963"],"abstract_inverted_index":{"The":[0],"generation":[1,54],"of":[2,35,55,79,97,103,111,139,155,183,186],"significant":[3,181],"power":[4],"droop":[5],"(PD)":[6],"during":[7,29,76,129],"at-speed":[8,77],"test":[9,30,39,56,78,105,140,187,195],"performed":[10],"by":[11,92,100,108],"Logic":[12],"Built-In":[13],"Self":[14],"Test":[15],"(LBIST)":[16],"is":[17,90],"a":[18,68,123,145,152,173,180,199],"serious":[19],"concern":[20],"for":[21],"modern":[22],"ICs.":[23,113],"In":[24,63],"fact,":[25],"the":[26,36,74,86,94,98,104,109,130,137,184,194],"PD":[27,75,121,175],"originated":[28],"may":[31,44],"delay":[32,49],"signal":[33],"transitions":[34],"circuit":[37],"under":[38],"(CUT):":[40],"an":[41],"effect":[42],"that":[43,127,158],"be":[45],"erroneously":[46],"recognized":[47],"as":[48],"faults,":[50],"with":[51,82,168],"consequent":[52],"erroneous":[53],"fails":[57],"and":[58],"increase":[59],"in":[60,132],"yield":[61],"loss.":[62],"this":[64],"paper,":[65],"we":[66,164],"propose":[67],"novel":[69],"scalable":[70,115],"approach":[71,157,178],"to":[72,119,122,126,143,197],"reduce":[73,120],"sequential":[80,112],"circuits":[81],"scan-based":[83],"LBIST":[84,110],"using":[85],"launch-on-capture":[87],"scheme.":[88],"This":[89],"achieved":[91],"reducing":[93],"activity":[95],"factor":[96],"CUT,":[99],"proper":[101],"modification":[102],"vectors":[106,141,188],"generated":[107],"Our":[114],"solution":[116],"allows":[117],"us":[118],"value":[124],"similar":[125,174],"occurring":[128],"CUT":[131],"field":[133],"operation,":[134],"without":[135],"increasing":[136],"number":[138,185],"required":[142],"achieve":[144,198],"target":[146,200],"fault":[147],"coverage":[148],"(FC).":[149],"We":[150],"present":[151],"hardware":[153],"implementation":[154],"our":[156,177],"requires":[159],"limited":[160],"area":[161],"overhead.":[162],"Finally,":[163],"show":[165],"that,":[166],"compared":[167],"recent":[169],"alternative":[170],"solutions":[171],"providing":[172],"reduction,":[176],"enables":[179],"reduction":[182],"(by":[189],"more":[190],"than":[191],"50%),":[192],"thus":[193],"time,":[196],"FC.":[201]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2014,"cited_by_count":1}],"updated_date":"2026-03-20T23:20:44.827607","created_date":"2025-10-10T00:00:00"}