{"id":"https://openalex.org/W2417231355","doi":"https://doi.org/10.1109/tvlsi.2016.2571744","title":"Subthreshold Operation of CAAC-IGZO FPGA by Overdriving of Programmable Routing Switch and Programmable Power Switch","display_name":"Subthreshold Operation of CAAC-IGZO FPGA by Overdriving of Programmable Routing Switch and Programmable Power Switch","publication_year":2016,"publication_date":"2016-06-08","ids":{"openalex":"https://openalex.org/W2417231355","doi":"https://doi.org/10.1109/tvlsi.2016.2571744","mag":"2417231355"},"language":"en","primary_location":{"id":"doi:10.1109/tvlsi.2016.2571744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2571744","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5091387494","display_name":"Munehiro Kozuma","orcid":"https://orcid.org/0009-0002-3835-2899"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":true,"raw_author_name":"Munehiro Kozuma","raw_affiliation_strings":["Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan","institution_ids":["https://openalex.org/I4210125918"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046116812","display_name":"Yuki Okamoto","orcid":"https://orcid.org/0000-0001-5598-5888"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yuki Okamoto","raw_affiliation_strings":["Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan","institution_ids":["https://openalex.org/I4210125918"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058313587","display_name":"Takashi Nakagawa","orcid":"https://orcid.org/0000-0003-3179-6462"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takashi Nakagawa","raw_affiliation_strings":["Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan","institution_ids":["https://openalex.org/I4210125918"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113490102","display_name":"Takeshi Aoki","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takeshi Aoki","raw_affiliation_strings":["Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan","institution_ids":["https://openalex.org/I4210125918"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5067576927","display_name":"Yasuyoshi Kurokawa","orcid":"https://orcid.org/0000-0002-5319-3622"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshiyuki Kurokawa","raw_affiliation_strings":["Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan","institution_ids":["https://openalex.org/I4210125918"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108632421","display_name":"Takayuki Ikeda","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Takayuki Ikeda","raw_affiliation_strings":["Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan","institution_ids":["https://openalex.org/I4210125918"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5002627143","display_name":"Yoshinori Ieda","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Yoshinori Ieda","raw_affiliation_strings":["Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan","institution_ids":["https://openalex.org/I4210125918"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027747001","display_name":"Naoto Yamade","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Naoto Yamade","raw_affiliation_strings":["Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan","institution_ids":["https://openalex.org/I4210125918"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5109566608","display_name":"H Miyairi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Hidekazu Miyairi","raw_affiliation_strings":["Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan","institution_ids":["https://openalex.org/I4210125918"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5102900006","display_name":"Makoto Ikeda","orcid":"https://orcid.org/0000-0002-6644-4224"},"institutions":[{"id":"https://openalex.org/I14396692","display_name":"Tokyo University of Information Sciences","ror":"https://ror.org/044bdx604","country_code":"JP","type":"education","lineage":["https://openalex.org/I14396692"]},{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Makoto Ikeda","raw_affiliation_strings":["Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering and Information Systems, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I14396692","https://openalex.org/I74801974"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027837299","display_name":"Masahiro Fujita","orcid":"https://orcid.org/0000-0002-6516-4175"},"institutions":[{"id":"https://openalex.org/I74801974","display_name":"The University of Tokyo","ror":"https://ror.org/057zh3y96","country_code":"JP","type":"education","lineage":["https://openalex.org/I74801974"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Masahiro Fujita","raw_affiliation_strings":["VLSI Design and Education Center, The University of Tokyo, Tokyo, Japan"],"affiliations":[{"raw_affiliation_string":"VLSI Design and Education Center, The University of Tokyo, Tokyo, Japan","institution_ids":["https://openalex.org/I74801974"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077676320","display_name":"Shunpei Yamazaki","orcid":"https://orcid.org/0000-0001-6055-8987"},"institutions":[{"id":"https://openalex.org/I4210125918","display_name":"Semiconductor Energy Laboratory (Japan)","ror":"https://ror.org/02vszc135","country_code":"JP","type":"company","lineage":["https://openalex.org/I4210125918"]}],"countries":["JP"],"is_corresponding":false,"raw_author_name":"Shunpei Yamazaki","raw_affiliation_strings":["Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan"],"affiliations":[{"raw_affiliation_string":"Semiconductor Energy Laboratory Company, Ltd., Atsugi, Japan","institution_ids":["https://openalex.org/I4210125918"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":12,"corresponding_author_ids":["https://openalex.org/A5091387494"],"corresponding_institution_ids":["https://openalex.org/I4210125918"],"apc_list":null,"apc_paid":null,"fwci":0.5128,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.67229491,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":"25","issue":"1","first_page":"125","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/subthreshold-conduction","display_name":"Subthreshold conduction","score":0.7693229913711548},{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.5689030885696411},{"id":"https://openalex.org/keywords/gate-array","display_name":"Gate array","score":0.5560636520385742},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5022854804992676},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.489229679107666},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4659835696220398},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.45932433009147644},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.42032772302627563},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.416351854801178},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4121731221675873},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.3295718729496002},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29758498072624207},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.28809380531311035},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.22458329796791077},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20888832211494446}],"concepts":[{"id":"https://openalex.org/C156465305","wikidata":"https://www.wikidata.org/wiki/Q1658601","display_name":"Subthreshold conduction","level":4,"score":0.7693229913711548},{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.5689030885696411},{"id":"https://openalex.org/C114237110","wikidata":"https://www.wikidata.org/wiki/Q114901","display_name":"Gate array","level":3,"score":0.5560636520385742},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5022854804992676},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.489229679107666},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4659835696220398},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.45932433009147644},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.42032772302627563},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.416351854801178},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4121731221675873},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.3295718729496002},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29758498072624207},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.28809380531311035},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.22458329796791077},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20888832211494446}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/tvlsi.2016.2571744","is_oa":false,"landing_page_url":"https://doi.org/10.1109/tvlsi.2016.2571744","pdf_url":null,"source":{"id":"https://openalex.org/S37538908","display_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","issn_l":"1063-8210","issn":["1063-8210","1557-9999"],"is_oa":false,"is_in_doaj":false,"is_core":true,"host_organization":"https://openalex.org/P4310319808","host_organization_name":"Institute of Electrical and Electronics Engineers","host_organization_lineage":["https://openalex.org/P4310319808"],"host_organization_lineage_names":["Institute of Electrical and Electronics Engineers"],"type":"journal"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems","raw_type":"journal-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8999999761581421}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":48,"referenced_works":["https://openalex.org/W1521543970","https://openalex.org/W1525321329","https://openalex.org/W1592716241","https://openalex.org/W1607087355","https://openalex.org/W1966813202","https://openalex.org/W1968320882","https://openalex.org/W1977773588","https://openalex.org/W1979685548","https://openalex.org/W1989227777","https://openalex.org/W2002880522","https://openalex.org/W2018039863","https://openalex.org/W2020788838","https://openalex.org/W2020875745","https://openalex.org/W2022373172","https://openalex.org/W2025856666","https://openalex.org/W2031539925","https://openalex.org/W2036359297","https://openalex.org/W2047632066","https://openalex.org/W2055706250","https://openalex.org/W2057623157","https://openalex.org/W2076503077","https://openalex.org/W2099350558","https://openalex.org/W2101914483","https://openalex.org/W2102570074","https://openalex.org/W2114647407","https://openalex.org/W2119935308","https://openalex.org/W2141849037","https://openalex.org/W2144292363","https://openalex.org/W2148243452","https://openalex.org/W2154689711","https://openalex.org/W2321501436","https://openalex.org/W2327483307","https://openalex.org/W2442468518","https://openalex.org/W2467530719","https://openalex.org/W2472303557","https://openalex.org/W2580155598","https://openalex.org/W2580605527","https://openalex.org/W2602421478","https://openalex.org/W2789374197","https://openalex.org/W2793697156","https://openalex.org/W4255871134","https://openalex.org/W6631151818","https://openalex.org/W6631442303","https://openalex.org/W6636443590","https://openalex.org/W6655872142","https://openalex.org/W6675184630","https://openalex.org/W6748878895","https://openalex.org/W6940318091"],"related_works":["https://openalex.org/W3023368799","https://openalex.org/W2159448561","https://openalex.org/W3080559572","https://openalex.org/W2901084922","https://openalex.org/W2130544382","https://openalex.org/W2171305391","https://openalex.org/W2516471111","https://openalex.org/W2067581760","https://openalex.org/W2090940600","https://openalex.org/W2544418033"],"abstract_inverted_index":{"A":[0,69,84],"field-programmable":[1],"gate":[2,47,79],"array":[3],"(FPGA)":[4],"using":[5,48,87],"a":[6,37,44,49,56,61,88,133,137,148,156,163,171],"crystalline":[7],"oxide":[8,14],"semiconductor":[9],"of":[10,22,43,55,152,175],"c-axis-aligned":[11],"crystal":[12],"indium-gallium-zinc":[13],"(CAAC-IGZO)":[15],"has":[16,36],"been":[17],"developed,":[18],"which":[19],"is":[20,72,160,186],"capable":[21],"subthreshold":[23,31,95],"operation":[24,96,146],"used":[25,73],"for":[26,65,102,119],"energy":[27],"harvesting.":[28],"To":[29],"achieve":[30],"operation,":[32],"the":[33,99,142,167,182],"CAAC-IGZO":[34,50,70],"FPGA":[35],"structure":[38],"designed":[39],"as":[40],"an":[41,76],"extension":[42],"boosting":[45],"pass":[46],"FET":[51,71],"and":[52,60,130,136,181],"employs":[53],"overdriving":[54],"programmable":[57,62,121],"routing":[58],"switch":[59,64],"power":[63,66],"gating":[67],"(PG).":[68],"to":[74],"give":[75],"ideal":[77],"floating":[78],"with":[80,155,178],"excellent":[81],"charge":[82],"retention.":[83],"chip":[85,145,168],"fabricated":[86],"0.8-\u03bcm":[89],"CAAC-IGZO/0.18-\u03bcm":[90],"CMOS":[91],"hybrid":[92],"process":[93],"achieves":[94],"while":[97],"maintaining":[98],"features":[100,113],"required":[101],"normally":[103],"off":[104],"computing":[105],"proposed":[106],"in":[107,141],"our":[108],"previous":[109],"study.":[110],"Specifically,":[111],"these":[112],"are":[114],"realized":[115],"by":[116],"fine-grained":[117],"PG":[118],"individual":[120],"logic":[122],"elements":[123],"(PLEs),":[124],"fast":[125],"configuration":[126,159],"switching":[127],"between":[128,132],"contexts,":[129],"load/store":[131],"volatile":[134],"register":[135,140],"nonvolatile":[138],"shadow":[139],"PLEs.":[143],"The":[144],"at":[147,170,189],"minimum":[149,172,183],"operating":[150,173],"voltage":[151,174],"180":[153],"mV":[154,177],"combinational":[157],"circuit":[158,165],"demonstrated.":[161],"With":[162],"sequential":[164],"configuration,":[166],"operates":[169],"190":[176],"12.5":[179],"kHz,":[180],"power-delay":[184],"product":[185],"3.40":[187],"pJ/operation":[188],"330":[190],"mV.":[191]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2021,"cited_by_count":3},{"year":2020,"cited_by_count":3},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}